Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware
☆15Mar 1, 2022Updated 4 years ago
Alternatives and similar repositories for SMI
Users that are interested in SMI are comparing it to the libraries listed below
Sorting:
- BLAS implementation for Intel FPGA☆78Nov 18, 2020Updated 5 years ago
- Absinthe is an optimization framework to fuse and tile stencil codes in one shot☆14Jul 17, 2019Updated 6 years ago
- ☆17Sep 15, 2021Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- ☆37Jun 1, 2022Updated 3 years ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- Distributed-memory, arbitrary-precision, dense and sparse-direct linear algebra, conic optimization, and lattice reduction☆71Mar 17, 2025Updated last year
- MAchine Micro Management UTilities☆11Nov 5, 2020Updated 5 years ago
- AMD SEV-SNP rust utils☆16May 13, 2025Updated 10 months ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆205Nov 14, 2021Updated 4 years ago
- C++ library for graph ordering☆15Mar 20, 2020Updated 6 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Apr 11, 2023Updated 2 years ago
- MPI and OpenMP Examples☆20Sep 1, 2017Updated 8 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- ☆60Jul 4, 2022Updated 3 years ago
- Modular Expression Language for Ordinary Differential Equation Editing☆12Nov 10, 2021Updated 4 years ago
- NPBench - A Benchmarking Suite for High-Performance NumPy☆92Jan 28, 2026Updated last month
- ☆11Oct 28, 2021Updated 4 years ago
- Heterogeneous Accelerator Memory Resource☆14Nov 2, 2023Updated 2 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Mar 11, 2026Updated last week
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆12Oct 14, 2021Updated 4 years ago
- ☆13Aug 1, 2024Updated last year
- ☆11Jun 11, 2021Updated 4 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Nov 15, 2022Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- Standard interface for collecting HPC run metadata☆16Nov 7, 2025Updated 4 months ago
- This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory…☆14Updated this week
- Quasistatic plasma wakefield simulation code for GPUs in well under 1000 lines of code.☆13May 7, 2019Updated 6 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- C++ Library for Object-oriented Programming with Structure of Arrays Layout☆21May 5, 2018Updated 7 years ago
- Build Customized FPGA Implementations for Vivado☆356Mar 4, 2026Updated 2 weeks ago
- Unlimited Vector Extension with Data Streaming Support☆12Nov 25, 2024Updated last year
- ☆10Nov 15, 2023Updated 2 years ago
- A tool for filling C/C++ or Fortran data structures from Lua input tables☆15Oct 26, 2023Updated 2 years ago
- Instructions and templates for SC authors☆17Aug 22, 2021Updated 4 years ago
- An event driven synchronization application for bridging GitHub and GitLab☆24Mar 11, 2026Updated last week
- Code for our paper on best practices to train neural networks with direct feedback alignment (DFA).☆23Jun 12, 2019Updated 6 years ago