spcl / SMILinks
Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware
☆15Updated 3 years ago
Alternatives and similar repositories for SMI
Users that are interested in SMI are comparing it to the libraries listed below
Sorting:
- AI Accelerators-SC23-tutorial Repository☆11Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- BLAS implementation for Intel FPGA☆77Updated 4 years ago
- ☆17Updated 4 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 2 weeks ago
- Absinthe is an optimization framework to fuse and tile stencil codes in one shot☆14Updated 6 years ago
- SST Macro Element Library☆36Updated 2 weeks ago
- ☆40Updated 2 weeks ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- Benchmark for measuring the performance of sparse and irregular memory access.☆79Updated 2 months ago
- Spector: An OpenCL FPGA Benchmark Suite☆48Updated 6 years ago
- Tutorial Material from the SST Team☆23Updated 2 months ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Xilinx Modifications to Halide☆13Updated 4 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- ☆30Updated 6 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆31Updated 11 months ago
- ☆62Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 3 months ago
- Falcon Merlin Compiler☆41Updated 5 years ago
- SST Architectural Simulation Components and Libraries☆104Updated this week
- Stencil with Optimized Dataflow Architecture☆17Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆19Updated 5 years ago
- MoSAIC: Modular system for Acceleration Integration MoSAIC☆10Updated 2 months ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year