Alternatives and similar repositories for SMI:

Users that are interested in SMI are comparing it to the libraries listed below

• Blaok / tapa
  TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…
  ☆19Updated 8 months ago
• argonne-lcf / AIaccelerators-SC23-tutorial
  AI Accelerators-SC23-tutorial Repository
  ☆11Updated last year
• spcl / FBLAS
  BLAS implementation for Intel FPGA
  ☆78Updated 4 years ago
• Xilinx / xacc
  Heterogeneous Accelerated Computed Cluster (HACC) Resources Page
  ☆21Updated this week
• spcl / stencilflow
  ☆16Updated 3 years ago
• CMU-SAFARI / SPARTA
  A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…
  ☆19Updated last year
• spcl / absinthe
  Absinthe is an optimization framework to fuse and tile stencil codes in one shot
  ☆14Updated 5 years ago
• dillonhuff / clockwork
  A polyhedral compiler for hardware accelerators
  ☆56Updated 9 months ago
• fpga-opencl-benchmarks / rodinia_fpga
  Rodinia Benchmark Suite for OpenCL-based FPGAs
  ☆31Updated 2 years ago
• spcl / apfp
  FPGA acceleration of arbitrary precision floating point computations.
  ☆40Updated 2 years ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆30Updated 2 years ago
• stillwater-sc / hpr-blas
  High-Performance Reproducible BLAS using posit arithmetic
  ☆12Updated 3 years ago
• pnnl / COMET
  ☆41Updated last week
• falconcomputing / merlin-compiler
  Falcon Merlin Compiler
  ☆39Updated 4 years ago
• tsung-wei-huang / ece5960
  Advanced Programming for Computer Design Problems
  ☆18Updated 3 years ago
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆23Updated 5 months ago
• sstsimulator / sst-macro
  SST Macro Element Library
  ☆37Updated this week
• IntelLabs / t2sp
  Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
  ☆31Updated 11 months ago
• OCT-FPGA / OCT-Tutorials
  ☆29Updated 7 months ago
• Xilinx / HPCG_FPGA
  ☆9Updated 2 years ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 2 weeks ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• lesc-ufv / cgra-routing
  SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.
  ☆11Updated 4 years ago
• khaki3 / ptxas-wrapper
  A Symbolic Emulator for Shuffle Synthesis on the NVIDIA PTX Code
  ☆15Updated 2 years ago
• CMU-SAFARI / SMASH
  SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…
  ☆16Updated 4 years ago
• Junyi-Liu / benchmarks-HLS
  Benchmarks, testbenches, and transformed codes for high-level synthesis research
  ☆13Updated 7 years ago
• template-hls / template-hls-float
  ☆29Updated 6 years ago
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆21Updated this week
• stephenneuendorffer / vyasa
  Xilinx Modifications to Halide
  ☆12Updated 4 years ago
• CMU-SAFARI / BEER
  BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…
  ☆19Updated 4 years ago