Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
☆65Nov 7, 2019Updated 6 years ago
Alternatives and similar repositories for gemx
Users that are interested in gemx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆340Jul 9, 2019Updated 7 years ago
- ☆10Sep 19, 2019Updated 7 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆392Jan 20, 2025Updated last year
- ☆29Feb 21, 2018Updated 8 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Vitis HLS Library for FINN☆229Oct 19, 2026Updated last week
- Getting Started with Xilinx ML Suite☆337Jan 6, 2021Updated 5 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- ☆92Apr 15, 2020Updated 6 years ago
- ☆52Nov 23, 2023Updated 2 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆209Nov 14, 2021Updated 4 years ago
- ☆14Sep 27, 2021Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆62Nov 23, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Graph Transforms to Quantize and Retrain Deep Neural Nets in TensorFlow☆170Dec 9, 2019Updated 6 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 11 years ago
- Train and deploy LUT-based neural networks on FPGAs☆124Jun 12, 2024Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆111Jun 30, 2025Updated last year
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- ☆73Feb 16, 2023Updated 3 years ago
- ☆142Oct 24, 2018Updated 8 years ago
- Build Customized FPGA Implementations for Vivado☆395Updated this week
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆252Oct 13, 2020Updated 6 years ago
- ☆16Oct 25, 2022Updated 4 years ago
- Xilinx Deep Learning IP☆95May 10, 2021Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆151Dec 25, 2019Updated 6 years ago
- ☆84Jul 16, 2020Updated 6 years ago
- ☆20Sep 28, 2024Updated 2 years ago
- SDAccel Examples☆361May 20, 2022Updated 4 years ago
- Generic system-wide modern C++ for heterogeneous platforms with SYCL from Khronos Group☆81Jan 28, 2021Updated 5 years ago
- Dataflow compiler for QNN inference on FPGAs☆1,085Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- ☆16Jan 20, 2021Updated 5 years ago
- ☆17Apr 13, 2018Updated 8 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- mRNA☆27Mar 16, 2021Updated 5 years ago
- ☆15Jul 7, 2020Updated 6 years ago