Xilinx / gemxLinks
Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
☆64Updated 5 years ago
Alternatives and similar repositories for gemx
Users that are interested in gemx are comparing it to the libraries listed below
Sorting:
- ☆84Updated 4 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Updated 6 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- HLS branch of Halide☆76Updated 6 years ago
- ☆58Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆48Updated 6 years ago
- ☆94Updated 11 months ago
- ☆46Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆47Updated 10 months ago
- ☆29Updated 6 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆42Updated 6 months ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆199Updated 3 years ago
- ☆29Updated 7 years ago
- ☆59Updated last week
- ☆86Updated last year
- A DSL for Systolic Arrays☆79Updated 6 years ago
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- ☆40Updated 5 years ago
- Next generation CGRA generator☆111Updated last week
- ☆81Updated 3 months ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- Falcon Merlin Compiler☆40Updated 4 years ago
- Algorithmic C Machine Learning Library☆23Updated 5 months ago
- Caffe to VHDL☆67Updated 4 years ago