DPCEKY / systolic-array
HLS implemented systolic array structure
☆40Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for systolic-array
- ☆69Updated last year
- ☆32Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- A systolic array matrix multiplier☆23Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- ☆60Updated 5 years ago
- eyeriss-chisel3☆38Updated 2 years ago
- ☆69Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- ☆24Updated 7 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆51Updated 2 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- RTL implementation of Flex-DPE.☆89Updated 4 years ago
- ☆17Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆17Updated 8 months ago
- Open-source of MSD framework☆14Updated last year
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆12Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆30Updated last month
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 3 years ago
- ☆11Updated 6 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆59Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆38Updated this week
- ☆29Updated 2 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago