DPCEKY / systolic-arrayLinks
HLS implemented systolic array structure
☆41Updated 7 years ago
Alternatives and similar repositories for systolic-array
Users that are interested in systolic-array are comparing it to the libraries listed below
Sorting:
- ☆71Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆33Updated 6 years ago
- ☆65Updated 6 years ago
- ☆71Updated 5 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 9 months ago
- ☆58Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- A systolic array matrix multiplier☆24Updated 5 years ago
- ☆35Updated 2 months ago
- ☆16Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- Open-source of MSD framework☆16Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- RTL implementation of Flex-DPE.☆103Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆83Updated 3 years ago
- ☆44Updated 5 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Updated 6 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago