DPCEKY / systolic-arrayLinks
HLS implemented systolic array structure
☆41Updated 7 years ago
Alternatives and similar repositories for systolic-array
Users that are interested in systolic-array are comparing it to the libraries listed below
Sorting:
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆71Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- ☆65Updated 6 years ago
- ☆71Updated 5 years ago
- ☆27Updated 2 months ago
- ☆33Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆16Updated 3 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- ☆35Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- A systolic array matrix multiplier☆24Updated 5 years ago
- ☆11Updated last year
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- ☆28Updated last week
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- This is an open CNN accelerator for everyone to use☆14Updated 5 years ago
- MAESTRO binary release☆22Updated 5 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago