DPCEKY / systolic-arrayLinks
HLS implemented systolic array structure
☆41Updated 7 years ago
Alternatives and similar repositories for systolic-array
Users that are interested in systolic-array are comparing it to the libraries listed below
Sorting:
- ☆68Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆72Updated 2 years ago
- ☆35Updated 6 years ago
- ☆59Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- ☆71Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆37Updated 6 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆18Updated 2 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- ☆30Updated 6 months ago
- ☆17Updated 4 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- ☆25Updated 2 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- A systolic array matrix multiplier☆25Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 6 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆59Updated 3 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆59Updated 3 years ago