HLS-based Graph Processing Framework on FPGAs
☆149Oct 11, 2022Updated 3 years ago
Alternatives and similar repositories for ThunderGP
Users that are interested in ThunderGP are comparing it to the libraries listed below
Sorting:
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Aug 8, 2022Updated 3 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆182Aug 16, 2025Updated 6 months ago
- A graph linear algebra overlay☆51Apr 26, 2023Updated 2 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- ☆24Dec 1, 2020Updated 5 years ago
- Domain-Specific Architecture Generator 2☆22Oct 2, 2022Updated 3 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- Fast Multiple Independent Random Number Sequences Generation on FPGAs☆15Sep 19, 2021Updated 4 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆116Jun 15, 2025Updated 8 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- ☆13Aug 1, 2024Updated last year
- A scalable High-Level Synthesis framework on MLIR☆289May 15, 2024Updated last year
- Vitis_Accel_Examples☆584Dec 17, 2025Updated 2 months ago
- ☆72Feb 16, 2023Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Nov 14, 2021Updated 4 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆39Mar 30, 2022Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆52Mar 14, 2023Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Jul 26, 2024Updated last year
- Vitis HLS LLVM source code and examples☆403Sep 30, 2025Updated 5 months ago
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Feb 27, 2021Updated 5 years ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Nov 12, 2024Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- A floating-point matrix multiplication implemented in hardware☆32Jan 5, 2021Updated 5 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Feb 22, 2024Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Oct 7, 2025Updated 4 months ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆62Dec 3, 2021Updated 4 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆239Dec 8, 2022Updated 3 years ago
- ☆19Aug 9, 2022Updated 3 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 4 years ago