Xtra-Computing / ThunderGP
HLS-based Graph Processing Framework on FPGAs
☆135Updated last year
Related projects: ⓘ
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆92Updated last year
- RapidStream-TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆149Updated this week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆158Updated 10 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆192Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆117Updated last year
- Release of stream-specialization software/hardware stack.☆116Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆62Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆102Updated this week
- ☆86Updated 6 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆62Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆113Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆77Updated last month
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆65Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- A DSL for Systolic Arrays☆73Updated 5 years ago
- An integrated CGRA design framework☆82Updated 9 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆131Updated last year
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆119Updated last month
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆53Updated this week
- CGRA Compilation Framework☆77Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆212Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆43Updated 2 months ago
- ☆23Updated 3 years ago
- gem5 repository to study chiplet-based systems☆63Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆70Updated 5 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆58Updated 4 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆96Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆56Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆118Updated 2 weeks ago