An HLS based winograd systolic CNN accelerator
☆54Jul 18, 2021Updated 4 years ago
Alternatives and similar repositories for WinoCNN
Users that are interested in WinoCNN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- 哈尔滨工业大学（深圳）2021年球季学期深度学习体系结构实验☆17Oct 1, 2022Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆31Dec 21, 2020Updated 5 years ago
- ☆19Mar 17, 2021Updated 5 years ago
- ☆73Feb 16, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆94Jul 26, 2024Updated last year
- ☆11Apr 15, 2024Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆101Sep 27, 2024Updated last year
- ☆13Aug 1, 2024Updated last year
- ☆74Mar 22, 2020Updated 6 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- ☆13Jun 20, 2023Updated 3 years ago
- ☆14Apr 8, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆175Jul 25, 2019Updated 6 years ago
- ☆63Aug 4, 2023Updated 2 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Dec 18, 2017Updated 8 years ago
- ☆22Oct 26, 2022Updated 3 years ago
- Vitis HLS Library for FINN☆224May 27, 2026Updated 3 weeks ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆386Jan 20, 2025Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆242Dec 8, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆26Nov 4, 2022Updated 3 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆191Mar 8, 2026Updated 3 months ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆16Aug 29, 2021Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆116Feb 22, 2021Updated 5 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆20Jan 17, 2025Updated last year
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆38May 27, 2021Updated 5 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆19Apr 9, 2024Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆18Aug 29, 2024Updated last year
- ☆19Mar 21, 2023Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆19Jul 9, 2024Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- ☆11Sep 3, 2022Updated 3 years ago
- ☆19Jun 17, 2022Updated 4 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Jan 2, 2021Updated 5 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37May 4, 2026Updated last month