xliu0709 / WinoCNNView external linksLinks
An HLS based winograd systolic CNN accelerator
☆54Jul 18, 2021Updated 4 years ago
Alternatives and similar repositories for WinoCNN
Users that are interested in WinoCNN are comparing it to the libraries listed below
Sorting:
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Jul 26, 2024Updated last year
- ☆72Feb 16, 2023Updated 3 years ago
- ☆71Mar 22, 2020Updated 5 years ago
- 哈尔滨工业大学（深圳）2021年球季学期深度学习体系结构实验☆17Oct 1, 2022Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- ☆14Apr 8, 2025Updated 10 months ago
- ☆13Aug 1, 2024Updated last year
- ☆19Mar 17, 2021Updated 4 years ago
- ☆13Jun 20, 2023Updated 2 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Dec 21, 2020Updated 5 years ago
- ☆60Aug 4, 2023Updated 2 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆172Jul 25, 2019Updated 6 years ago
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆181Aug 16, 2025Updated 6 months ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆374Jan 20, 2025Updated last year
- ☆21Oct 26, 2022Updated 3 years ago
- ☆11Apr 15, 2024Updated last year
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Apr 9, 2024Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆237Dec 8, 2022Updated 3 years ago
- Domain-Specific Architecture Generator 2☆22Oct 2, 2022Updated 3 years ago
- Vitis HLS Library for FINN☆214Updated this week
- A general framework for optimizing DNN dataflow on systolic array☆38Jan 2, 2021Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- ☆15Jul 7, 2020Updated 5 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- ☆28Feb 26, 2023Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 3 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆12Jun 25, 2020Updated 5 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆16Aug 29, 2021Updated 4 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆14Dec 18, 2017Updated 8 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Oct 3, 2023Updated 2 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆48Nov 12, 2024Updated last year