An HLS based winograd systolic CNN accelerator
☆54Jul 18, 2021Updated 5 years ago
Alternatives and similar repositories for WinoCNN
Users that are interested in WinoCNN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆73Feb 16, 2023Updated 3 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- Codes to implement MobileNet V2 in a FPGA☆33Dec 21, 2020Updated 5 years ago
- ☆19Mar 17, 2021Updated 5 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆24Oct 1, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆74Mar 22, 2020Updated 6 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆96Aug 11, 2026Updated 2 months ago
- 哈尔滨工业大学（深圳）2021年球季学期深度学习体系结构实验☆17Oct 1, 2022Updated 4 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆38May 27, 2021Updated 5 years ago
- ☆12Apr 15, 2024Updated 2 years ago
- hardware accelerator for pruned nertworks☆10Apr 5, 2022Updated 4 years ago
- ☆13Aug 1, 2024Updated 2 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆395Jan 20, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆120Feb 22, 2021Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆107Sep 27, 2024Updated 2 years ago
- ☆13Jun 20, 2023Updated 3 years ago
- ☆14Apr 8, 2025Updated last year
- Open-source of MSD framework☆16Sep 12, 2023Updated 3 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 4 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆249Dec 8, 2022Updated 3 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Dec 18, 2017Updated 8 years ago
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆194Aug 11, 2026Updated 2 months ago
- The solution of the third prize of FPGA track in 2020 Low-Power Computer Vision Challenge☆10Aug 20, 2020Updated 6 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- An FPGA Accelerator for Transformer Inference☆98Apr 29, 2022Updated 4 years ago
- CNN simd based accelerator using Vitis HLS☆12Jul 15, 2022Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆179Jul 25, 2019Updated 7 years ago
- ☆23Oct 26, 2022Updated 4 years ago
- ☆27Nov 4, 2022Updated 4 years ago
- Vitis HLS Library for FINN☆229Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Chinese Guide for Alveo Getting Started☆13May 18, 2020Updated 6 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆21Oct 10, 2024Updated 2 years ago
- ☆246Jun 21, 2022Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 7 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆16Aug 29, 2021Updated 5 years ago
- ☆17Apr 13, 2018Updated 8 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆209Nov 14, 2021Updated 4 years ago
Are these results useful?