Dataflow compiler for QNN inference on FPGAs
☆1,085Oct 29, 2026Updated this week
Alternatives and similar repositories for finn
Users that are interested in finn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Dataflow QNN inference accelerator examples on FPGAs☆265Mar 10, 2026Updated 7 months ago
- Vitis HLS Library for FINN☆229Oct 19, 2026Updated last week
- Brevitas: neural network quantization in PyTorch☆1,590Updated this week
- Machine learning on FPGAs using HLS☆2,195Updated this week
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Jupyter notebook examples on image classification with quantized neural networks☆69May 5, 2020Updated 6 years ago
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆195Sep 1, 2026Updated last month
- DPU on PYNQ☆249Aug 12, 2025Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆392Jan 20, 2025Updated last year
- ☆92Apr 15, 2020Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆62Nov 23, 2021Updated 4 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Aug 17, 2022Updated 4 years ago
- Python Productivity for ZYNQ☆2,376Oct 16, 2026Updated 2 weeks ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆340Jul 9, 2019Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,813Feb 24, 2026Updated 8 months ago
- ☆825Jul 13, 2026Updated 3 months ago
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆60Updated this week
- Train and deploy LUT-based neural networks on FPGAs☆124Jun 12, 2024Updated 2 years ago
- Vitis In-Depth Tutorials☆1,627Sep 9, 2026Updated last month
- ☆252Oct 13, 2020Updated 6 years ago
- Vitis Libraries☆1,133Sep 3, 2026Updated last month
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 3 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆62Oct 9, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆21Jan 21, 2022Updated 4 years ago
- A scalable High-Level Synthesis framework on MLIR☆306May 15, 2024Updated 2 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆292Dec 5, 2019Updated 6 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆230Apr 22, 2019Updated 7 years ago
- Tutorial notebooks for hls4ml☆452Oct 19, 2026Updated last week
- ☆521Jan 16, 2026Updated 9 months ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆151Dec 25, 2019Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆452Dec 2, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Vitis_Accel_Examples☆610Aug 31, 2026Updated last month
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆931Jul 29, 2024Updated 2 years ago
- Run Time for AIE and FPGA based platforms☆693Updated this week
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,394Feb 14, 2022Updated 4 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆780May 26, 2017Updated 9 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆915Jan 16, 2026Updated 9 months ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆209Nov 14, 2021Updated 4 years ago