Dataflow compiler for QNN inference on FPGAs
☆1,038Aug 5, 2026Updated this week
Alternatives and similar repositories for finn
Users that are interested in finn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Dataflow QNN inference accelerator examples on FPGAs☆261Mar 10, 2026Updated 5 months ago
- Vitis HLS Library for FINN☆226May 27, 2026Updated 2 months ago
- Brevitas: neural network quantization in PyTorch☆1,562Updated this week
- Machine learning on FPGAs using HLS☆2,093Updated this week
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆191Jun 10, 2026Updated 2 months ago
- Jupyter notebook examples on image classification with quantized neural networks☆70May 5, 2020Updated 6 years ago
- ☆92Apr 15, 2020Updated 6 years ago
- DPU on PYNQ☆248Aug 12, 2025Updated 11 months ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Aug 17, 2022Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆62Nov 23, 2021Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆387Jan 20, 2025Updated last year
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆53Updated this week
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆339Jul 9, 2019Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Python Productivity for ZYNQ☆2,335Updated this week
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,796Feb 24, 2026Updated 5 months ago
- ☆802Jul 13, 2026Updated 3 weeks ago
- ☆253Oct 13, 2020Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆150Dec 25, 2019Updated 6 years ago
- Train and deploy LUT-based neural networks on FPGAs☆119Jun 12, 2024Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 2 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆229Apr 22, 2019Updated 7 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Vitis In-Depth Tutorials☆1,598Updated this week
- Vitis Libraries☆1,116Jun 24, 2026Updated last month
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆343Jan 20, 2025Updated last year
- Open-source AI acceleration on FPGA: from ONNX to RTL☆56Jun 4, 2026Updated 2 months ago
- Run Time for AIE and FPGA based platforms☆679Updated this week
- A scalable High-Level Synthesis framework on MLIR☆299May 15, 2024Updated 2 years ago
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆27Jul 28, 2026Updated last week
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆920Jul 29, 2024Updated 2 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆453Dec 2, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Tutorial notebooks for hls4ml☆440Jul 28, 2026Updated last week
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆290Dec 5, 2019Updated 6 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆776May 26, 2017Updated 9 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆338Apr 20, 2024Updated 2 years ago
- ☆511Jan 16, 2026Updated 6 months ago
- ☆479Sep 10, 2024Updated last year
- Fast inference of Boosted Decision Trees in FPGAs☆62Updated this week