Xilinx / finnLinks
Dataflow compiler for QNN inference on FPGAs
☆901Updated this week
Alternatives and similar repositories for finn
Users that are interested in finn are comparing it to the libraries listed below
Sorting:
- ☆479Updated 3 weeks ago
- Dataflow QNN inference accelerator examples on FPGAs☆237Updated 2 months ago
- Tutorial notebooks for hls4ml☆390Updated last week
- Machine learning on FPGAs using HLS☆1,689Updated this week
- Vitis_Accel_Examples☆569Updated 3 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆435Updated 5 years ago
- ☆740Updated 4 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆370Updated 9 months ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆514Updated 6 years ago
- Vitis In-Depth Tutorials☆1,481Updated 3 weeks ago
- Vitis HLS Library for FINN☆210Updated last month
- Vitis Libraries☆1,045Updated last month
- Quantized Neural Networks (QNNs) on PYNQ☆702Updated 3 years ago
- ☆250Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆280Updated 5 years ago
- ☆454Updated last year
- DPU on PYNQ☆232Updated 3 months ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆333Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆326Updated 4 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,666Updated 7 months ago
- Run Time for AIE and FPGA based platforms☆633Updated this week
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆331Updated 9 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆864Updated last month
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.