Dataflow compiler for QNN inference on FPGAs
☆1,072Sep 17, 2026Updated this week
Alternatives and similar repositories for finn
Users that are interested in finn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Dataflow QNN inference accelerator examples on FPGAs☆265Mar 10, 2026Updated 6 months ago
- Vitis HLS Library for FINN☆228May 27, 2026Updated 3 months ago
- Brevitas: neural network quantization in PyTorch☆1,578Updated this week
- Machine learning on FPGAs using HLS☆2,154Updated this week
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆191Sep 1, 2026Updated 2 weeks ago
- Jupyter notebook examples on image classification with quantized neural networks☆70May 5, 2020Updated 6 years ago
- ☆92Apr 15, 2020Updated 6 years ago
- DPU on PYNQ☆249Aug 12, 2025Updated last year
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Aug 17, 2022Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆62Nov 23, 2021Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆388Jan 20, 2025Updated last year
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆58Updated this week
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆339Jul 9, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Python Productivity for ZYNQ☆2,353Sep 7, 2026Updated last week
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,803Feb 24, 2026Updated 6 months ago
- ☆810Jul 13, 2026Updated 2 months ago
- ☆252Oct 13, 2020Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆151Dec 25, 2019Updated 6 years ago
- Train and deploy LUT-based neural networks on FPGAs☆121Jun 12, 2024Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 2 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆230Apr 22, 2019Updated 7 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Vitis In-Depth Tutorials☆1,614Sep 9, 2026Updated last week
- Vitis Libraries☆1,128Sep 3, 2026Updated 2 weeks ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- A scalable High-Level Synthesis framework on MLIR☆303May 15, 2024Updated 2 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆60Aug 25, 2026Updated 3 weeks ago
- Run Time for AIE and FPGA based platforms☆686Updated this week
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆27Jul 28, 2026Updated last month
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆928Jul 29, 2024Updated 2 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆452Dec 2, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tutorial notebooks for hls4ml☆448Updated this week
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆292Dec 5, 2019Updated 6 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆779May 26, 2017Updated 9 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆340Apr 20, 2024Updated 2 years ago
- ☆515Jan 16, 2026Updated 8 months ago
- ☆483Sep 10, 2024Updated 2 years ago
- Fast inference of Boosted Decision Trees in FPGAs☆62Sep 8, 2026Updated last week