Dataflow compiler for QNN inference on FPGAs
☆954Mar 20, 2026Updated this week
Alternatives and similar repositories for finn
Users that are interested in finn are comparing it to the libraries listed below
Sorting:
- Dataflow QNN inference accelerator examples on FPGAs☆245Mar 10, 2026Updated last week
- Vitis HLS Library for FINN☆216Feb 25, 2026Updated 3 weeks ago
- Brevitas: neural network quantization in PyTorch☆1,502Updated this week
- Machine learning on FPGAs using HLS☆1,862Updated this week
- Quantized Neural Networks (QNNs) on PYNQ☆704Jan 4, 2022Updated 4 years ago
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆179Mar 10, 2026Updated last week
- Jupyter notebook examples on image classification with quantized neural networks☆70May 5, 2020Updated 5 years ago
- ☆91Apr 15, 2020Updated 5 years ago
- DPU on PYNQ☆243Aug 12, 2025Updated 7 months ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Aug 17, 2022Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Nov 23, 2021Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- Python Productivity for ZYNQ☆2,284Mar 2, 2026Updated 2 weeks ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,736Feb 24, 2026Updated 3 weeks ago
- ☆768Jan 22, 2026Updated last month
- ☆250Oct 13, 2020Updated 5 years ago
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆45Updated this week
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆227Apr 22, 2019Updated 6 years ago
- Train and deploy LUT-based neural networks on FPGAs☆107Jun 12, 2024Updated last year
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆149Dec 25, 2019Updated 6 years ago
- Vitis In-Depth Tutorials☆1,545Mar 12, 2026Updated last week
- Vitis Libraries☆1,077Feb 10, 2026Updated last month
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- Run Time for AIE and FPGA based platforms☆649Updated this week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆445Dec 2, 2019Updated 6 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆901Jul 29, 2024Updated last year
- Tutorial notebooks for hls4ml☆419Updated this week
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆284Dec 5, 2019Updated 6 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆770May 26, 2017Updated 8 years ago
- A scalable High-Level Synthesis framework on MLIR☆291May 15, 2024Updated last year
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆27Jan 27, 2023Updated 3 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆340Apr 20, 2024Updated last year
- ☆503Jan 16, 2026Updated 2 months ago
- ☆465Sep 10, 2024Updated last year
- Fast inference of Boosted Decision Trees in FPGAs☆57Jan 28, 2026Updated last month
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,367Feb 14, 2022Updated 4 years ago
- Open source machine learning accelerators☆397Mar 24, 2024Updated last year