Xilinx / finnLinks
Dataflow compiler for QNN inference on FPGAs
☆859Updated this week
Alternatives and similar repositories for finn
Users that are interested in finn are comparing it to the libraries listed below
Sorting:
- Tutorial notebooks for hls4ml☆357Updated last week
- ☆459Updated last year
- Dataflow QNN inference accelerator examples on FPGAs☆227Updated 5 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆428Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆354Updated 7 months ago
- Machine learning on FPGAs using HLS☆1,598Updated last week
- Vitis_Accel_Examples☆556Updated last week
- ☆709Updated 2 months ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆278Updated 5 years ago
- Vitis HLS Library for FINN☆206Updated 3 weeks ago
- DPU on PYNQ☆226Updated 2 weeks ago
- Quantized Neural Networks (QNNs) on PYNQ☆698Updated 3 years ago
- ☆442Updated 11 months ago
- Vitis Libraries☆1,004Updated this week
- Vitis In-Depth Tutorials☆1,433Updated last week
- ☆248Updated 4 years ago
- FPGA Accelerator for CNN using Vivado HLS☆319Updated 3 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆329Updated 6 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆497Updated 6 years ago
- Run Time for AIE and FPGA based platforms☆623Updated this week
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆618Updated 5 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆219Updated 6 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆617Updated 7 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆322Updated 7 months ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,642Updated 4 months ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆868Updated last year
- Berkeley's Spatial Array Generator☆1,023Updated 4 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆852Updated 7 months ago
- Implementation of CNN using Verilog☆224Updated 7 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆308Updated 4 years ago