cornell-zhang / heteroclLinks
HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing
☆338Updated last year
Alternatives and similar repositories for heterocl
Users that are interested in heterocl are comparing it to the libraries listed below
Sorting:
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆261Updated last year
- Open, Modular, Deep Learning Accelerator☆292Updated last year
- Repository to host and maintain scale-sim-v2 code☆302Updated 2 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆395Updated 2 weeks ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆274Updated 2 months ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆215Updated 6 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆141Updated 3 weeks ago
- ☆352Updated 2 years ago
- ☆100Updated this week
- A pre-RTL, power-performance model for fixed-function accelerators☆177Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆347Updated 5 months ago
- This is the top-level repository for the Accel-Sim framework.☆429Updated this week
- CSV spreadsheets and other material for AI accelerator survey papers☆171Updated last year
- Allo: A Programming Model for Composable Accelerator Design☆239Updated last week
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆426Updated this week
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆217Updated last year
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 5 months ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆225Updated 4 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last week
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆227Updated 6 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆172Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆132Updated last week
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- ☆174Updated last week
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago