Alternatives and similar repositories for heterocl

Users that are interested in heterocl are comparing it to the libraries listed below

• UCLA-VAST / AutoSA
  AutoSA: Polyhedral-Based Systolic Array Compiler
  ☆225Updated 2 years ago
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆282Updated last year
• NVlabs / timeloop
  Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.
  ☆429Updated last month
• apache / tvm-vta
  Open, Modular, Deep Learning Accelerator
  ☆314Updated last year
• Xilinx / mlir-air
  ☆116Updated last week
• cornell-zhang / rosetta
  Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)
  ☆168Updated 2 years ago
• areuther / ai-accelerators
  CSV spreadsheets and other material for AI accelerator survey papers
  ☆181Updated last year
• cornell-zhang / allo
  Allo: A Programming Model for Composable Accelerator Design
  ☆294Updated this week
• xuanyoya / Interstellar-CNN-scheduler
  Tool for optimize CNN blocking
  ☆93Updated 5 years ago
• maestro-project / maestro
  An analytical cost model evaluating DNN mappings (dataflows and tiling).
  ☆237Updated last year
• stanford-mast / nn_dataflow
  Explore the energy-efficient dataflow scheduling for neural networks.
  ☆229Updated 5 years ago
• harvard-acc / ALADDIN
  A pre-RTL, power-performance model for fixed-function accelerators
  ☆181Updated last year
• ARM-software / SCALE-Sim
  ☆369Updated 2 years ago
• hsharma35 / dnnweaver2
  Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.
  ☆224Updated 6 years ago
• PolyArch / dsa-framework
  Release of stream-specialization software/hardware stack.
  ☆119Updated 2 years ago
• harvard-acc / gem5-aladdin
  End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.
  ☆251Updated 3 years ago
• scalesim-project / SCALE-Sim
  Repository to host and maintain SCALE-Sim code
  ☆368Updated last week
• tuna / tapa
  TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.
  ☆175Updated 2 months ago
• Accelergy-Project / accelergy
  Accelergy is an energy estimation infrastructure for accelerator energy estimations
  ☆153Updated 5 months ago
• breagen / MachSuite
  Benchmarks for Accelerator Design and Customized Architectures
  ☆131Updated 5 years ago
• arc-research-lab / CHARM
  CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture
  ☆159Updated this week
• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆112Updated this week
• stonne-simulator / stonne
  STONNE: A Simulation Tool for Neural Networks Engines
  ☆144Updated 4 months ago
• makslevental / openhls
  PyTorch model to RTL flow for low latency inference
  ☆129Updated last year
• TeCSAR-UNCC / gem5-SALAM
  ☆103Updated last year
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆369Updated 9 months ago
• MPSLab-ASU / ccf
  CGRA Compilation Framework
  ☆88Updated 2 years ago
• CSL-KU / firesim-nvdla
  FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud
  ☆164Updated 3 years ago
• UCLA-VAST / Stream-HLS
  An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs
  ☆51Updated 3 months ago
• tancheng / CGRA-Flow
  CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.
  ☆140Updated last week