cornell-zhang / heteroclLinks
HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)
☆341Updated last year
Alternatives and similar repositories for heterocl
Users that are interested in heterocl are comparing it to the libraries listed below
Sorting:
- AutoSA: Polyhedral-Based Systolic Array Compiler☆224Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆281Updated last year
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆423Updated 3 weeks ago
- Open, Modular, Deep Learning Accelerator☆311Updated last year
- A pre-RTL, power-performance model for fixed-function accelerators☆180Updated last year
- ☆108Updated this week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- Tool for optimize CNN blocking☆93Updated 5 years ago
- CSV spreadsheets and other material for AI accelerator survey papers☆179Updated last year
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆235Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆150Updated 4 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆250Updated 3 years ago
- Allo: A Programming Model for Composable Accelerator Design☆290Updated last week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated last week
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆224Updated 6 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆228Updated 5 years ago
- Repository to host and maintain SCALE-Sim code☆355Updated last week
- STONNE: A Simulation Tool for Neural Networks Engines☆140Updated 4 months ago
- ☆366Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆49Updated 2 months ago
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆365Updated 9 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- ☆101Updated last year