cornell-zhang / heteroclLinks
HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)
☆339Updated last year
Alternatives and similar repositories for heterocl
Users that are interested in heterocl are comparing it to the libraries listed below
Sorting:
- A scalable High-Level Synthesis framework on MLIR☆285Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆232Updated 3 years ago
- ☆120Updated last week
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆436Updated 2 months ago
- Open, Modular, Deep Learning Accelerator☆314Updated last year
- Tool for optimize CNN blocking☆94Updated 5 years ago
- CSV spreadsheets and other material for AI accelerator survey papers☆185Updated 3 weeks ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆183Updated last year
- Allo Accelerator Design and Programming Framework☆313Updated this week
- ☆371Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆243Updated last year
- Repository to host and maintain SCALE-Sim code☆390Updated this week
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆152Updated 6 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆254Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆147Updated 6 months ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆232Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆148Updated last week
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 4 months ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Updated 6 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆287Updated last month
- IREE plugin repository for the AMD AIE accelerator☆115Updated this week
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆174Updated last week
- ☆108Updated last year
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆52Updated 6 years ago