cornell-zhang / heterocl
HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing
☆338Updated last year
Alternatives and similar repositories for heterocl:
Users that are interested in heterocl are comparing it to the libraries listed below
- AutoSA: Polyhedral-Based Systolic Array Compiler☆218Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆257Updated 11 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆380Updated last month
- Repository to host and maintain scale-sim-v2 code☆290Updated 2 weeks ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆339Updated 3 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆164Updated last year
- ☆95Updated last week
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆212Updated 6 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆168Updated this week
- CSV spreadsheets and other material for AI accelerator survey papers☆167Updated last year
- Open, Modular, Deep Learning Accelerator☆285Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆199Updated 3 years ago
- ☆350Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆234Updated 2 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆267Updated 2 weeks ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated 2 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆318Updated 3 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆213Updated last year
- This is the top-level repository for the Accel-Sim framework.☆399Updated 2 weeks ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆140Updated this week
- Explore the energy-efficient dataflow scheduling for neural networks.☆221Updated 4 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆176Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆130Updated 11 months ago
- Allo: A Programming Model for Composable Accelerator Design☆228Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆126Updated last week
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆160Updated 3 years ago
- PyTorch model to RTL flow for low latency inference☆126Updated last year
- Tool for optimize CNN blocking☆94Updated 5 years ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆393Updated this week
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago