Vitis Libraries
☆1,104Feb 10, 2026Updated 3 months ago
Alternatives and similar repositories for Vitis_Libraries
Users that are interested in Vitis_Libraries are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vitis In-Depth Tutorials☆1,579May 22, 2026Updated 2 weeks ago
- Vitis_Accel_Examples☆595Mar 30, 2026Updated 2 months ago
- ☆787Mar 20, 2026Updated 2 months ago
- Run Time for AIE and FPGA based platforms☆664Updated this week
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,784Feb 24, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆139Nov 26, 2025Updated 6 months ago
- ☆510Jan 16, 2026Updated 4 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆341Jan 20, 2025Updated last year
- ☆119Jul 15, 2021Updated 4 years ago
- Vitis HLS LLVM source code and examples☆410Sep 30, 2025Updated 8 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆385Jan 20, 2025Updated last year
- ☆344Jun 16, 2020Updated 5 years ago
- Python Productivity for ZYNQ☆2,310Mar 2, 2026Updated 3 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆900Jan 16, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆206Nov 14, 2021Updated 4 years ago
- DPU on PYNQ☆247Aug 12, 2025Updated 9 months ago
- Dataflow compiler for QNN inference on FPGAs☆1,004Updated this week
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆927Apr 15, 2026Updated last month
- SDAccel Examples☆360May 20, 2022Updated 4 years ago
- HLS-based Graph Processing Framework on FPGAs☆152Oct 11, 2022Updated 3 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆110Oct 31, 2022Updated 3 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆190Mar 8, 2026Updated 3 months ago
- PYNQ Composabe Overlays☆77Jun 17, 2024Updated last year
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆339Jul 9, 2019Updated 6 years ago
- VNx: Vitis Network Examples☆160Aug 25, 2025Updated 9 months ago
- Build Customized FPGA Implementations for Vivado☆381Updated this week
- Machine learning on FPGAs using HLS☆2,011Updated this week
- Vitis HLS Library for FINN☆224May 27, 2026Updated last week
- Xilinx QDMA IP Drivers☆808Jun 1, 2026Updated last week
- Kria Vitis platforms and overlays☆117May 17, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆173Nov 7, 2023Updated 2 years ago
- ☆264May 28, 2026Updated last week
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆649Updated this week
- A scalable High-Level Synthesis framework on MLIR☆297May 15, 2024Updated 2 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆259Mar 10, 2026Updated 2 months ago
- ☆79Jul 27, 2022Updated 3 years ago