Vitis Libraries
☆1,090Feb 10, 2026Updated 2 months ago
Alternatives and similar repositories for Vitis_Libraries
Users that are interested in Vitis_Libraries are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vitis In-Depth Tutorials☆1,563Mar 25, 2026Updated last month
- Vitis_Accel_Examples☆590Mar 30, 2026Updated 3 weeks ago
- ☆783Mar 20, 2026Updated last month
- Run Time for AIE and FPGA based platforms☆658Updated this week
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,766Feb 24, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆137Nov 26, 2025Updated 5 months ago
- ☆510Jan 16, 2026Updated 3 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆338Jan 20, 2025Updated last year
- ☆117Jul 15, 2021Updated 4 years ago
- Vitis HLS LLVM source code and examples☆408Sep 30, 2025Updated 7 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆382Jan 20, 2025Updated last year
- ☆343Jun 16, 2020Updated 5 years ago
- Python Productivity for ZYNQ☆2,296Mar 2, 2026Updated last month
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆892Jan 16, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆205Nov 14, 2021Updated 4 years ago
- Dataflow compiler for QNN inference on FPGAs☆974Apr 23, 2026Updated last week
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆915Apr 15, 2026Updated 2 weeks ago
- DPU on PYNQ☆248Aug 12, 2025Updated 8 months ago
- SDAccel Examples☆362May 20, 2022Updated 3 years ago
- HLS-based Graph Processing Framework on FPGAs☆151Oct 11, 2022Updated 3 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆109Oct 31, 2022Updated 3 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆188Mar 8, 2026Updated last month
- PYNQ Composabe Overlays☆77Jun 17, 2024Updated last year
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆338Jul 9, 2019Updated 6 years ago
- VNx: Vitis Network Examples☆158Aug 25, 2025Updated 8 months ago
- Machine learning on FPGAs using HLS☆1,958Updated this week
- Build Customized FPGA Implementations for Vivado☆370Updated this week
- Vitis HLS Library for FINN☆220Feb 25, 2026Updated 2 months ago
- Xilinx QDMA IP Drivers☆791Feb 26, 2026Updated 2 months ago
- Kria Vitis platforms and overlays☆115May 17, 2025Updated 11 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆171Nov 7, 2023Updated 2 years ago
- ☆260Mar 19, 2026Updated last month
- Quantized Neural Networks (QNNs) on PYNQ☆704Jan 4, 2022Updated 4 years ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆626Updated this week
- A scalable High-Level Synthesis framework on MLIR☆295May 15, 2024Updated last year
- Dataflow QNN inference accelerator examples on FPGAs☆253Mar 10, 2026Updated last month
- ☆77Jul 27, 2022Updated 3 years ago