Vitis Libraries
☆1,123Jun 24, 2026Updated 2 months ago
Alternatives and similar repositories for Vitis_Libraries
Users that are interested in Vitis_Libraries are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vitis In-Depth Tutorials☆1,607Aug 18, 2026Updated last week
- Vitis_Accel_Examples☆604Jun 15, 2026Updated 2 months ago
- ☆804Jul 13, 2026Updated last month
- Run Time for AIE and FPGA based platforms☆682Updated this week
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,801Feb 24, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆140Jul 16, 2026Updated last month
- ☆513Jan 16, 2026Updated 7 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆343Jan 20, 2025Updated last year
- ☆120Jul 15, 2021Updated 5 years ago
- Vitis HLS LLVM source code and examples☆414Aug 4, 2026Updated 3 weeks ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆388Jan 20, 2025Updated last year
- ☆343Jun 16, 2020Updated 6 years ago
- Python Productivity for ZYNQ☆2,341Updated this week
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆906Jan 16, 2026Updated 7 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆208Nov 14, 2021Updated 4 years ago
- DPU on PYNQ☆248Aug 12, 2025Updated last year
- Dataflow compiler for QNN inference on FPGAs☆1,045Updated this week
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆957Aug 3, 2026Updated 3 weeks ago
- SDAccel Examples☆360May 20, 2022Updated 4 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated 2 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆111Oct 31, 2022Updated 3 years ago
- PYNQ Composabe Overlays☆80Jun 17, 2024Updated 2 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆338Jul 9, 2019Updated 7 years ago
- VNx: Vitis Network Examples☆164Aug 25, 2025Updated last year
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆193Aug 11, 2026Updated 2 weeks ago
- Vitis HLS Library for FINN☆227May 27, 2026Updated 3 months ago
- Build Customized FPGA Implementations for Vivado☆384Updated this week
- Machine learning on FPGAs using HLS☆2,116Updated this week
- Kria Vitis platforms and overlays☆120Aug 7, 2026Updated 3 weeks ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 4 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆173Nov 7, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Xilinx DMA IP Drivers☆844Updated this week
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- ☆280Aug 21, 2026Updated last week
- A close-to-metal Python API for programming AMD Ryzen™ AI NPUs (AI Engines), built on an open-source MLIR-based compiler toolchain.☆682Updated this week
- A scalable High-Level Synthesis framework on MLIR☆301May 15, 2024Updated 2 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆263Mar 10, 2026Updated 5 months ago
- ☆79Jul 27, 2022Updated 4 years ago