Xilinx/Vitis_Libraries external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Xilinx/Vitis_Libraries

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Xilinx/Vitis_Libraries)

Close

Xilinx / Vitis_LibrariesView on GitHubMore

• External links
• Readme badge

Vitis Libraries

☆1,077Feb 10, 2026Updated last month

Alternatives and similar repositories for Vitis_Libraries

Users that are interested in Vitis_Libraries are comparing it to the libraries listed below

• Xilinx / Vitis-Tutorials

  View on GitHub
  Vitis In-Depth Tutorials
  ☆1,536Mar 12, 2026Updated last week
• Xilinx / Vitis_Accel_Examples

  View on GitHub
  Vitis_Accel_Examples
  ☆583Mar 12, 2026Updated last week
• Xilinx / Vitis-HLS-Introductory-Examples

  View on GitHub
  ☆768Jan 22, 2026Updated last month
• Xilinx / XRT

  View on GitHub
  Run Time for AIE and FPGA based platforms
  ☆649Updated this week
• Xilinx / Vitis-AI

  View on GitHub
  Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
  ☆1,736Feb 24, 2026Updated 3 weeks ago
• Xilinx / Vitis_Embedded_Platform_Source

  View on GitHub
  ☆136Nov 26, 2025Updated 3 months ago
• Xilinx / Vitis-AI-Tutorials

  View on GitHub
  ☆502Jan 16, 2026Updated 2 months ago
• definelicht / hlslib

  View on GitHub
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆335Jan 20, 2025Updated last year
• Xilinx / Vitis-In-Depth-Tutorial

  View on GitHub
  ☆117Jul 15, 2021Updated 4 years ago
• Xilinx / HLS

  View on GitHub
  Vitis HLS LLVM source code and examples
  ☆406Sep 30, 2025Updated 5 months ago
• spcl / gemm_hls

  View on GitHub
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆376Jan 20, 2025Updated last year
• Xilinx / xfopencv

  View on GitHub
  ☆341Jun 16, 2020Updated 5 years ago
• Xilinx / PYNQ

  View on GitHub
  Python Productivity for ZYNQ
  ☆2,284Mar 2, 2026Updated 2 weeks ago
• KastnerRG / pp4fpgas

  View on GitHub
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆881Jan 16, 2026Updated 2 months ago
• spcl / hls_tutorial_examples

  View on GitHub
  Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
  ☆205Nov 14, 2021Updated 4 years ago
• Xilinx / finn

  View on GitHub
  Dataflow compiler for QNN inference on FPGAs
  ☆952Updated this week
• fpgasystems / fpga-network-stack

  View on GitHub
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆904Mar 2, 2026Updated 2 weeks ago
• Xilinx / DPU-PYNQ

  View on GitHub
  DPU on PYNQ
  ☆243Aug 12, 2025Updated 7 months ago
• Xilinx / SDAccel_Examples

  View on GitHub
  SDAccel Examples
  ☆361May 20, 2022Updated 3 years ago
• Xtra-Computing / ThunderGP

  View on GitHub
  HLS-based Graph Processing Framework on FPGAs
  ☆149Oct 11, 2022Updated 3 years ago
• Xilinx / PYNQ-HelloWorld

  View on GitHub
  This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.
  ☆108Oct 31, 2022Updated 3 years ago
• Xilinx / xup_compute_acceleration

  View on GitHub
  Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware
  ☆48Jul 24, 2024Updated last year
• UCLA-VAST / splag

  View on GitHub
  Accelerating SSSP for power-law graphs using an FPGA.
  ☆23Mar 29, 2022Updated 3 years ago
• UCLA-VAST / tapa

  View on GitHub
  TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.
  ☆185Mar 8, 2026Updated last week
• Xilinx / PYNQ_Composable_Pipeline

  View on GitHub
  PYNQ Composabe Overlays
  ☆75Jun 17, 2024Updated last year
• Xilinx / CHaiDNN

  View on GitHub
  HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
  ☆336Jul 9, 2019Updated 6 years ago
• Xilinx / xup_vitis_network_example

  View on GitHub
  VNx: Vitis Network Examples
  ☆157Aug 25, 2025Updated 6 months ago
• Xilinx / RapidWright

  View on GitHub
  Build Customized FPGA Implementations for Vivado
  ☆356Mar 4, 2026Updated 2 weeks ago
• Xilinx / finn-hlslib

  View on GitHub
  Vitis HLS Library for FINN
  ☆216Feb 25, 2026Updated 3 weeks ago
• fastmachinelearning / hls4ml

  View on GitHub
  Machine learning on FPGAs using HLS
  ☆1,862Updated this week
• Xilinx / dma_ip_drivers

  View on GitHub
  Xilinx QDMA IP Drivers
  ☆775Feb 26, 2026Updated 3 weeks ago
• Xilinx / kria-vitis-platforms

  View on GitHub
  Kria Vitis platforms and overlays
  ☆114May 17, 2025Updated 10 months ago
• cornell-zhang / rosetta

  View on GitHub
  Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)
  ☆169Nov 7, 2023Updated 2 years ago
• Xilinx / Vivado-Design-Tutorials

  View on GitHub
  ☆253Jan 30, 2026Updated last month
• Xilinx / BNN-PYNQ

  View on GitHub
  Quantized Neural Networks (QNNs) on PYNQ
  ☆704Jan 4, 2022Updated 4 years ago
• Xilinx / mlir-aie

  View on GitHub
  An MLIR-based toolchain for AMD AI Engine-enabled devices.
  ☆593Updated this week
• UIUC-ChenLab / scalehls

  View on GitHub
  A scalable High-Level Synthesis framework on MLIR
  ☆291May 15, 2024Updated last year
• Xilinx / finn-examples

  View on GitHub
  Dataflow QNN inference accelerator examples on FPGAs
  ☆245Mar 10, 2026Updated last week
• Xilinx / AI-Model-Zoo

  View on GitHub
  ☆76Jul 27, 2022Updated 3 years ago