Xilinx / Vitis_LibrariesLinks
Vitis Libraries
☆1,037Updated last month
Alternatives and similar repositories for Vitis_Libraries
Users that are interested in Vitis_Libraries are comparing it to the libraries listed below
Sorting:
- Vitis In-Depth Tutorials☆1,470Updated 2 weeks ago
- Vitis_Accel_Examples☆562Updated 2 months ago
- ☆732Updated 4 months ago
- Run Time for AIE and FPGA based platforms☆630Updated this week
- ☆471Updated last year
- Dataflow compiler for QNN inference on FPGAs☆890Updated this week
- ☆454Updated last year
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆858Updated 3 weeks ago
- 中文版 Parallel Programming for FPGAs☆753Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆366Updated 9 months ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,660Updated 6 months ago
- ☆645Updated 3 months ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆511Updated 6 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆862Updated 3 months ago
- Verilog AXI stream components for FPGA implementation☆834Updated 8 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆433Updated 5 years ago
- ☆303Updated last week
- Xilinx QDMA IP Drivers☆732Updated 2 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆330Updated 9 months ago
- ☆230Updated 2 months ago
- Verilog AXI components for FPGA implementation☆1,836Updated 8 months ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆871Updated last year
- The RIFFA development repository☆849Updated last year
- SDAccel Examples☆359Updated 3 years ago
- DPU on PYNQ☆228Updated 2 months ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆463Updated 7 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆366Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,389Updated last week
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,346Updated 3 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆239Updated 4 years ago