Xilinx / Vitis_LibrariesLinks
Vitis Libraries
☆1,056Updated last week
Alternatives and similar repositories for Vitis_Libraries
Users that are interested in Vitis_Libraries are comparing it to the libraries listed below
Sorting:
- Vitis In-Depth Tutorials☆1,501Updated last week
- Vitis_Accel_Examples☆576Updated last week
- ☆749Updated 2 weeks ago
- Run Time for AIE and FPGA based platforms☆638Updated last week
- ☆485Updated 2 months ago
- Dataflow compiler for QNN inference on FPGAs☆919Updated last week
- ☆461Updated last year
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆527Updated 6 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆373Updated 11 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆867Updated last month
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,691Updated last week
- 中文版 Parallel Programming for FPGAs☆758Updated last year
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆436Updated 6 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆332Updated 11 months ago
- Quantized Neural Networks (QNNs) on PYNQ☆701Updated 3 years ago
- ☆135Updated last month
- ☆306Updated last week
- Python Productivity for ZYNQ☆2,250Updated 3 weeks ago
- DPU on PYNQ☆235Updated 4 months ago
- ☆117Updated 4 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,359Updated 3 years ago
- ☆658Updated 5 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆241Updated 4 months ago
- ☆338Updated 5 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆376Updated 2 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Updated 6 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Updated 4 years ago
- ☆242Updated 3 weeks ago
- FPGA Accelerator for CNN using Vivado HLS☆327Updated 4 years ago
- SDAccel Examples☆358Updated 3 years ago