Vitis Libraries
☆1,133Sep 3, 2026Updated last month
Alternatives and similar repositories for Vitis_Libraries
Users that are interested in Vitis_Libraries are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vitis In-Depth Tutorials☆1,627Sep 9, 2026Updated last month
- Vitis_Accel_Examples☆610Aug 31, 2026Updated last month
- ☆825Jul 13, 2026Updated 3 months ago
- Run Time for AIE and FPGA based platforms☆693Updated this week
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,813Feb 24, 2026Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆141Jul 16, 2026Updated 3 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆392Jan 20, 2025Updated last year
- ☆521Jan 16, 2026Updated 9 months ago
- ☆120Jul 15, 2021Updated 5 years ago
- Python Productivity for ZYNQ☆2,376Oct 16, 2026Updated last week
- Vitis HLS LLVM source code and examples☆418Aug 4, 2026Updated 2 months ago
- ☆345Jun 16, 2020Updated 6 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆915Jan 16, 2026Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆209Nov 14, 2021Updated 4 years ago
- Dataflow compiler for QNN inference on FPGAs☆1,085Updated this week
- DPU on PYNQ☆249Aug 12, 2025Updated last year
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆974Oct 21, 2026Updated last week
- VNx: Vitis Network Examples☆167Aug 25, 2025Updated last year
- Machine learning on FPGAs using HLS☆2,195Updated this week
- Vitis HLS Library for FINN☆229Oct 19, 2026Updated last week
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆194Aug 11, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆57Dec 10, 2019Updated 6 years ago
- ☆289Aug 21, 2026Updated 2 months ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated 2 years ago
- HLS-based Graph Processing Framework on FPGAs☆152Oct 11, 2022Updated 4 years ago
- Build Customized FPGA Implementations for Vivado☆395Updated this week
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆340Jul 9, 2019Updated 7 years ago
- SDAccel Examples☆361May 20, 2022Updated 4 years ago
- PYNQ Composabe Overlays☆81Jun 17, 2024Updated 2 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆112Oct 31, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Dataflow QNN inference accelerator examples on FPGAs☆265Mar 10, 2026Updated 7 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆175Nov 7, 2023Updated 2 years ago
- Xilinx DMA IP Drivers☆870Oct 22, 2026Updated last week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆111Jun 30, 2025Updated last year
- A close-to-metal Python API for programming AMD Ryzen™ AI NPUs (AI Engines), built on an open-source MLIR-based compiler toolchain.☆709Updated this week
- Computer Vision Overlays on Pynq☆194Oct 4, 2019Updated 7 years ago
- ☆342Updated this week