Xilinx / Vitis_LibrariesLinks
Vitis Libraries
☆1,065Updated last month
Alternatives and similar repositories for Vitis_Libraries
Users that are interested in Vitis_Libraries are comparing it to the libraries listed below
Sorting:
- Vitis In-Depth Tutorials☆1,521Updated last week
- Vitis_Accel_Examples☆582Updated last month
- ☆758Updated 2 weeks ago
- Run Time for AIE and FPGA based platforms☆648Updated this week
- ☆493Updated 3 weeks ago
- Dataflow compiler for QNN inference on FPGAs☆933Updated last week
- ☆464Updated last year
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆875Updated 3 weeks ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆374Updated last year
- ☆666Updated last month
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆894Updated last week
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,368Updated 3 years ago
- Verilog AXI stream components for FPGA implementation☆858Updated 11 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆334Updated last year
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆437Updated 6 years ago
- ☆248Updated last week
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆541Updated 7 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,716Updated this week
- 中文版 Parallel Programming for FPGAs☆761Updated last year
- ☆312Updated this week
- SDAccel Examples☆361Updated 3 years ago
- DPU on PYNQ☆242Updated 5 months ago
- Quantized Neural Networks (QNNs) on PYNQ☆703Updated 4 years ago
- FPGA Accelerator for CNN using Vivado HLS☆331Updated 4 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Updated 4 years ago
- The RIFFA development repository☆863Updated last year
- ☆137Updated 2 months ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Updated 6 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆383Updated 2 years ago
- Vitis HLS LLVM source code and examples☆403Updated 4 months ago