Alternatives and similar repositories for Vitis_Libraries

Users that are interested in Vitis_Libraries are comparing it to the libraries listed below

• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,428Updated last week
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆554Updated last month
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆705Updated last month
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆611Updated this week
• Xilinx / Vitis-AI-Tutorials
  ☆456Updated last year
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆854Updated this week
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆846Updated 6 months ago
• Xilinx / PYNQ_Workshop
  ☆439Updated 10 months ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆352Updated 6 months ago
• Digilent / vivado-library
  ☆627Updated 2 weeks ago
• Xilinx / Vitis-AI
  Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
  ☆1,635Updated 4 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆817Updated 5 months ago
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆698Updated 5 months ago
• Xilinx / XilinxBoardStore
  ☆290Updated this week
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆842Updated last month
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆322Updated 6 months ago
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆743Updated 11 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,783Updated 5 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆840Updated last year
• Xilinx / Vivado-Design-Tutorials
  ☆216Updated last month
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆358Updated 3 years ago
• Xilinx / Vitis_Embedded_Platform_Source
  ☆129Updated last month
• bperez77 / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆507Updated 2 years ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆426Updated 5 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,396Updated last year
• Xilinx / PYNQ
  Python Productivity for ZYNQ
  ☆2,173Updated last week
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆1,916Updated 3 years ago
• Xilinx / xfopencv
  ☆336Updated 5 years ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆490Updated 6 years ago
• dhm2013724 / yolov2_xilinx_fpga
  A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
  ☆865Updated last year