Vitis Libraries
☆1,131Sep 3, 2026Updated last month
Alternatives and similar repositories for Vitis_Libraries
Users that are interested in Vitis_Libraries are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vitis In-Depth Tutorials☆1,623Sep 9, 2026Updated last month
- Vitis_Accel_Examples☆608Aug 31, 2026Updated last month
- ☆819Jul 13, 2026Updated 2 months ago
- Run Time for AIE and FPGA based platforms☆688Updated this week
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,806Feb 24, 2026Updated 7 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆141Jul 16, 2026Updated 2 months ago
- ☆518Jan 16, 2026Updated 8 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- ☆120Jul 15, 2021Updated 5 years ago
- Vitis HLS LLVM source code and examples☆417Aug 4, 2026Updated 2 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆390Jan 20, 2025Updated last year
- ☆346Jun 16, 2020Updated 6 years ago
- Python Productivity for ZYNQ☆2,369Sep 29, 2026Updated last week
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆913Jan 16, 2026Updated 8 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆209Nov 14, 2021Updated 4 years ago
- DPU on PYNQ☆249Aug 12, 2025Updated last year
- Dataflow compiler for QNN inference on FPGAs☆1,079Updated this week
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆969Aug 3, 2026Updated 2 months ago
- SDAccel Examples☆361May 20, 2022Updated 4 years ago
- HLS-based Graph Processing Framework on FPGAs☆152Oct 11, 2022Updated 3 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated 2 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆112Oct 31, 2022Updated 3 years ago
- PYNQ Composabe Overlays☆81Jun 17, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆339Jul 9, 2019Updated 7 years ago
- VNx: Vitis Network Examples☆166Aug 25, 2025Updated last year
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆194Aug 11, 2026Updated last month
- Vitis HLS Library for FINN☆229Updated this week
- Build Customized FPGA Implementations for Vivado☆391Oct 2, 2026Updated last week
- Machine learning on FPGAs using HLS☆2,180Updated this week
- Kria Vitis platforms and overlays☆123Aug 7, 2026Updated 2 months ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Xilinx DMA IP Drivers☆863Aug 24, 2026Updated last month
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆175Nov 7, 2023Updated 2 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- ☆288Aug 21, 2026Updated last month
- A close-to-metal Python API for programming AMD Ryzen™ AI NPUs (AI Engines), built on an open-source MLIR-based compiler toolchain.☆700Updated this week
- A scalable High-Level Synthesis framework on MLIR☆304May 15, 2024Updated 2 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆265Mar 10, 2026Updated 6 months ago