Xilinx / Vitis_Libraries
Vitis Libraries
☆958Updated last month
Alternatives and similar repositories for Vitis_Libraries:
Users that are interested in Vitis_Libraries are comparing it to the libraries listed below
- Vitis_Accel_Examples☆537Updated 3 weeks ago
- Vitis In-Depth Tutorials☆1,375Updated last week
- ☆676Updated 5 months ago
- Run Time for AIE and FPGA based platforms☆591Updated this week
- ☆438Updated 10 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆339Updated 3 months ago
- Dataflow compiler for QNN inference on FPGAs☆816Updated this week
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆827Updated 3 months ago
- ☆286Updated last week
- 中文版 Parallel Programming for FPGAs☆725Updated 8 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆318Updated 3 months ago
- ☆118Updated 3 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆811Updated last month
- ☆425Updated 7 months ago
- ☆125Updated 5 months ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- ☆615Updated 10 months ago
- DPU on PYNQ☆219Updated last year
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆324Updated 5 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆417Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 4 years ago
- Xilinx QDMA IP Drivers☆657Updated 2 months ago
- ☆200Updated last week
- SDAccel Examples☆357Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆801Updated 2 months ago
- Quantized Neural Networks (QNNs) on PYNQ☆684Updated 3 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆444Updated 7 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,584Updated last month
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆335Updated last year
- ☆332Updated 4 years ago