Vitis Libraries
☆1,116Jun 24, 2026Updated last month
Alternatives and similar repositories for Vitis_Libraries
Users that are interested in Vitis_Libraries are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vitis In-Depth Tutorials☆1,598Updated this week
- Vitis_Accel_Examples☆604Jun 15, 2026Updated last month
- ☆802Jul 13, 2026Updated 3 weeks ago
- Run Time for AIE and FPGA based platforms☆679Updated this week
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,796Feb 24, 2026Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆140Jul 16, 2026Updated 3 weeks ago
- ☆511Jan 16, 2026Updated 6 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆343Jan 20, 2025Updated last year
- ☆120Jul 15, 2021Updated 5 years ago
- Vitis HLS LLVM source code and examples☆413Updated this week
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆387Jan 20, 2025Updated last year
- ☆343Jun 16, 2020Updated 6 years ago
- Python Productivity for ZYNQ☆2,335Updated this week
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆905Jan 16, 2026Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆208Nov 14, 2021Updated 4 years ago
- DPU on PYNQ☆248Aug 12, 2025Updated 11 months ago
- Dataflow compiler for QNN inference on FPGAs☆1,038Updated this week
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆950Aug 3, 2026Updated last week
- SDAccel Examples☆360May 20, 2022Updated 4 years ago
- HLS-based Graph Processing Framework on FPGAs☆151Oct 11, 2022Updated 3 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated 2 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆111Oct 31, 2022Updated 3 years ago
- PYNQ Composabe Overlays☆80Jun 17, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆339Jul 9, 2019Updated 7 years ago
- VNx: Vitis Network Examples☆163Aug 25, 2025Updated 11 months ago
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆193Mar 8, 2026Updated 5 months ago
- Vitis HLS Library for FINN☆226May 27, 2026Updated 2 months ago
- Build Customized FPGA Implementations for Vivado☆383Jul 30, 2026Updated last week
- Machine learning on FPGAs using HLS☆2,093Updated this week
- Kria Vitis platforms and overlays☆120Updated this week
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆173Nov 7, 2023Updated 2 years ago
- Xilinx DMA IP Drivers☆837Jul 14, 2026Updated 3 weeks ago
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- ☆274Jul 20, 2026Updated 2 weeks ago
- A close-to-metal Python API for programming AMD Ryzen™ AI NPUs (AI Engines), built on an open-source MLIR-based compiler toolchain.☆676Updated this week
- A scalable High-Level Synthesis framework on MLIR☆299May 15, 2024Updated 2 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆261Mar 10, 2026Updated 4 months ago