Xilinx / Vitis_LibrariesLinks
Vitis Libraries
☆1,004Updated this week
Alternatives and similar repositories for Vitis_Libraries
Users that are interested in Vitis_Libraries are comparing it to the libraries listed below
Sorting:
- Vitis In-Depth Tutorials☆1,433Updated last week
- Vitis_Accel_Examples☆556Updated last week
- ☆709Updated 2 months ago
- Run Time for AIE and FPGA based platforms☆623Updated this week
- ☆459Updated last year
- Dataflow compiler for QNN inference on FPGAs☆859Updated this week
- ☆442Updated 11 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆354Updated 7 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆852Updated 7 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆847Updated last month
- 中文版 Parallel Programming for FPGAs☆744Updated last year
- Python Productivity for ZYNQ☆2,185Updated last week
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆497Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆428Updated 5 years ago
- ☆130Updated 2 months ago
- ☆290Updated last week
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆237Updated 4 years ago
- ☆218Updated 3 weeks ago
- ☆631Updated last month
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,642Updated 4 months ago
- ☆118Updated 4 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,329Updated 3 years ago
- DPU on PYNQ☆226Updated 2 weeks ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆322Updated 7 months ago
- Xilinx QDMA IP Drivers☆705Updated this week
- FPGA Accelerator for CNN using Vivado HLS☆319Updated 3 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆698Updated 3 years ago
- SDAccel Examples☆358Updated 3 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆329Updated 6 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆868Updated last year