Vitis Libraries
☆1,071Feb 10, 2026Updated 2 weeks ago
Alternatives and similar repositories for Vitis_Libraries
Users that are interested in Vitis_Libraries are comparing it to the libraries listed below
Sorting:
- Vitis In-Depth Tutorials☆1,529Jan 29, 2026Updated last month
- Vitis_Accel_Examples☆584Dec 17, 2025Updated 2 months ago
- Run Time for AIE and FPGA based platforms☆651Updated this week
- ☆762Jan 22, 2026Updated last month
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,723Updated this week
- ☆137Nov 26, 2025Updated 3 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- ☆499Jan 16, 2026Updated last month
- Vitis HLS LLVM source code and examples☆403Sep 30, 2025Updated 5 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- ☆117Jul 15, 2021Updated 4 years ago
- Python Productivity for ZYNQ☆2,275Jan 20, 2026Updated last month
- ☆340Jun 16, 2020Updated 5 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆879Jan 16, 2026Updated last month
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Nov 14, 2021Updated 4 years ago
- Dataflow compiler for QNN inference on FPGAs☆942Feb 20, 2026Updated last week
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆897Feb 8, 2026Updated 2 weeks ago
- DPU on PYNQ☆243Aug 12, 2025Updated 6 months ago
- HLS-based Graph Processing Framework on FPGAs☆149Oct 11, 2022Updated 3 years ago
- Vitis HLS Library for FINN☆215Updated this week
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆182Aug 16, 2025Updated 6 months ago
- SDAccel Examples☆361May 20, 2022Updated 3 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- Build Customized FPGA Implementations for Vivado☆355Feb 19, 2026Updated last week
- PYNQ Composabe Overlays☆75Jun 17, 2024Updated last year
- Machine learning on FPGAs using HLS☆1,812Updated this week
- Xilinx QDMA IP Drivers☆765Dec 4, 2025Updated 2 months ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆244Aug 26, 2025Updated 6 months ago
- Kria Vitis platforms and overlays☆112May 17, 2025Updated 9 months ago
- Quantized Neural Networks (QNNs) on PYNQ☆704Jan 4, 2022Updated 4 years ago
- A scalable High-Level Synthesis framework on MLIR☆289May 15, 2024Updated last year
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Jul 24, 2024Updated last year
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆107Oct 31, 2022Updated 3 years ago
- ☆76Jul 27, 2022Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,214Jul 5, 2024Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- VNx: Vitis Network Examples☆157Aug 25, 2025Updated 6 months ago