Alternatives and similar repositories for Vitis_Libraries

Users that are interested in Vitis_Libraries are comparing it to the libraries listed below

• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,470Updated 2 weeks ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆562Updated 2 months ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆732Updated 4 months ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆630Updated this week
• Xilinx / Vitis-AI-Tutorials
  ☆471Updated last year
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆890Updated this week
• Xilinx / PYNQ_Workshop
  ☆454Updated last year
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆858Updated 3 weeks ago
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆753Updated last year
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆366Updated 9 months ago
• Xilinx / Vitis-AI
  Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
  ☆1,660Updated 6 months ago
• Digilent / vivado-library
  ☆645Updated 3 months ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆511Updated 6 years ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆862Updated 3 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆834Updated 8 months ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆433Updated 5 years ago
• Xilinx / XilinxBoardStore
  ☆303Updated last week
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆732Updated 2 months ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆330Updated 9 months ago
• Xilinx / Vivado-Design-Tutorials
  ☆230Updated 2 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,836Updated 8 months ago
• dhm2013724 / yolov2_xilinx_fpga
  A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
  ☆871Updated last year
• KastnerRG / riffa
  The RIFFA development repository
  ☆849Updated last year
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆359Updated 3 years ago
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆228Updated 2 months ago
• hunterlew / convolution_network_on_FPGA
  CNN acceleration on virtex-7 FPGA with verilog HDL
  ☆463Updated 7 years ago
• LeiWang1999 / ZYNQ-NVDLA
  NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
  ☆366Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,389Updated last week
• doonny / PipeCNN
  An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
  ☆1,346Updated 3 years ago
• xupsh / pp4fpgas-cn-hls
  HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
  ☆239Updated 4 years ago