Alternatives and similar repositories for Vitis_Libraries:

Users that are interested in Vitis_Libraries are comparing it to the libraries listed below

• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,324Updated this week
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆529Updated last week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆648Updated 3 months ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆577Updated this week
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆792Updated this week
• Xilinx / Vitis-AI-Tutorials
  ☆425Updated 8 months ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆326Updated last month
• Xilinx / Vitis-AI
  Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
  ☆1,548Updated 5 months ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆315Updated last month
• Digilent / vivado-library
  ☆602Updated 8 months ago
• Xilinx / Vitis-In-Depth-Tutorial
  ☆116Updated 3 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆780Updated this week
• Xilinx / PYNQ_Workshop
  ☆413Updated 5 months ago
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆382Updated 4 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,624Updated this week
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆718Updated 6 months ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆431Updated 6 years ago
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆813Updated last month
• dhm2013724 / yolov2_xilinx_fpga
  A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
  ☆817Updated 7 months ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆411Updated 5 years ago
• Xilinx / xfopencv
  ☆330Updated 4 years ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆790Updated 3 months ago
• Xilinx / Vitis_Embedded_Platform_Source
  ☆122Updated 3 months ago
• Xilinx / XilinxBoardStore
  ☆274Updated 2 weeks ago
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆202Updated last month
• Xilinx / Vivado-Design-Tutorials
  ☆179Updated last month
• Xilinx / CHaiDNN
  HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
  ☆325Updated 5 years ago
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆612Updated 2 weeks ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆875Updated 2 weeks ago
• xupsh / pp4fpgas-cn-hls
  HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
  ☆236Updated 3 years ago