lirui-shanghaitech / A-convolution-kernel-implemented-by-Vivado-HLS
This project implements a convolution kernel based on vivado HLS on zcu104
☆35Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for A-convolution-kernel-implemented-by-Vivado-HLS
- HLS implemented systolic array structure☆41Updated 7 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- An LSTM template and a few examples using Vivado HLS☆42Updated 6 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- ☆60Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- ☆55Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- ☆32Updated 5 years ago
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- ☆70Updated last year
- Verilog implementation of Softmax function☆48Updated 2 years ago
- ☆69Updated 4 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆21Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆21Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆24Updated 3 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆52Updated 2 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆32Updated 2 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- ☆17Updated 3 years ago
- A systolic array matrix multiplier☆23Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago