lirui-shanghaitech / A-convolution-kernel-implemented-by-Vivado-HLSLinks
This project implements a convolution kernel based on vivado HLS on zcu104
☆37Updated 5 years ago
Alternatives and similar repositories for A-convolution-kernel-implemented-by-Vivado-HLS
Users that are interested in A-convolution-kernel-implemented-by-Vivado-HLS are comparing it to the libraries listed below
Sorting:
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- ☆35Updated 6 years ago
- ☆60Updated 5 years ago
- ☆72Updated 2 years ago
- ☆68Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆26Updated 3 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- ☆71Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆81Updated 2 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- Verilog implementation of Softmax function☆70Updated 3 years ago
- ☆17Updated 4 years ago
- ☆30Updated 6 months ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago