UCLA-VAST / tapaLinks
TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerators.
☆14Updated last year
Alternatives and similar repositories for tapa
Users that are interested in tapa are comparing it to the libraries listed below
Sorting:
- An HBM FPGA based SpMV Accelerator☆14Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆21Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- ☆58Updated 5 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆40Updated this week
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆17Updated 11 months ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Updated last year
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- ☆31Updated 10 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- ACM TODAES Best Paper Award, 2022☆28Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 5 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 3 months ago
- Processing in Memory Emulation☆21Updated 2 years ago
- ☆16Updated 3 years ago
- ☆72Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆59Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 2 months ago
- ☆41Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- HW accelerator mapping optimization framework for in-memory computing☆25Updated 3 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- Dataset for ML-guided Accelerator Design☆38Updated 9 months ago