UCLA-VAST / tapaLinks
TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerators.
☆10Updated 10 months ago
Alternatives and similar repositories for tapa
Users that are interested in tapa are comparing it to the libraries listed below
Sorting:
- An HBM FPGA based SpMV Accelerator☆12Updated 9 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated 10 months ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ☆53Updated 2 months ago
- ☆29Updated 7 months ago
- ☆32Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆17Updated 8 months ago
- RTL generator for SpGEMM☆12Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆24Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- ☆35Updated 4 years ago
- NeuraChip Accelerator Simulator☆12Updated last year
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆18Updated 2 years ago
- ☆25Updated 3 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- ☆24Updated 4 years ago
- ACM TODAES Best Paper Award, 2022☆25Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 8 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆34Updated 5 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- Processing in Memory Emulation☆20Updated 2 years ago
- ☆33Updated 3 years ago