Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.
☆194Aug 11, 2026Updated last month
Alternatives and similar repositories for tapa
Users that are interested in tapa are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆106Sep 27, 2024Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆133Dec 20, 2022Updated 3 years ago
- ☆74Feb 16, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AutoSA: Polyhedral-Based Systolic Array Compiler☆246Dec 8, 2022Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated 2 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆23Jul 26, 2024Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆96Aug 11, 2026Updated last month
- A graph linear algebra overlay☆52Apr 26, 2023Updated 3 years ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆411Updated this week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆78Dec 19, 2025Updated 9 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆74Aug 1, 2025Updated last year
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆340Apr 20, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆303May 15, 2024Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Jul 29, 2021Updated 5 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- Large-scale medical image processing and reconstruction toolbox☆18Feb 13, 2024Updated 2 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆178Mar 12, 2026Updated 6 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆16Oct 25, 2022Updated 3 years ago
- HLS-based Graph Processing Framework on FPGAs☆152Oct 11, 2022Updated 3 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆388Jan 20, 2025Updated last year
- DASS HLS Compiler☆30Oct 4, 2023Updated 2 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- ☆11Oct 28, 2021Updated 4 years ago
- Vitis HLS LLVM source code and examples☆417Aug 4, 2026Updated last month
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆175Nov 7, 2023Updated 2 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆60Aug 25, 2026Updated 3 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆27May 18, 2025Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆99Oct 2, 2021Updated 4 years ago
- ☆16May 23, 2024Updated 2 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆35Nov 12, 2024Updated last year
- ☆14Feb 14, 2022Updated 4 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆58Sep 10, 2026Updated last week
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆208Nov 14, 2021Updated 4 years ago