UCLA-VAST / tapaLinks
TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerators.
☆10Updated 10 months ago
Alternatives and similar repositories for tapa
Users that are interested in tapa are comparing it to the libraries listed below
Sorting:
- An HBM FPGA based SpMV Accelerator☆13Updated 10 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated 11 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆23Updated last month
- Processing in Memory Emulation☆20Updated 2 years ago
- ☆17Updated 9 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆55Updated 3 months ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- ACM TODAES Best Paper Award, 2022☆25Updated last year
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆12Updated last month
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- ☆30Updated 7 months ago
- ☆11Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆37Updated 3 weeks ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 9 months ago
- ☆71Updated 2 years ago
- NeuraChip Accelerator Simulator☆13Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆45Updated last month
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆24Updated last year
- ☆60Updated 2 months ago
- A research shell for Alveo V80☆14Updated last week
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- STONNE Simulator integrated into SST Simulator☆20Updated last year