UIUC-ChenLab / scalehlsLinks
A scalable High-Level Synthesis framework on MLIR
☆270Updated last year
Alternatives and similar repositories for scalehls
Users that are interested in scalehls are comparing it to the libraries listed below
Sorting:
- AutoSA: Polyhedral-Based Systolic Array Compiler☆222Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated 2 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆340Updated last year
- Allo: A Programming Model for Composable Accelerator Design☆267Updated last week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆149Updated last week
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 4 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆241Updated 2 years ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated last week
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆366Updated last month
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆156Updated 3 weeks ago
- ☆57Updated 5 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆44Updated 3 weeks ago
- ☆49Updated last month
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆192Updated 5 years ago
- ☆92Updated last year
- Repository to host and maintain SCALE-Sim code☆331Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆151Updated 6 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆415Updated last month
- ☆104Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆224Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆137Updated 2 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆146Updated 6 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆62Updated 5 months ago
- CGRA Compilation Framework☆86Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆299Updated 3 months ago
- An integrated CGRA design framework☆90Updated 5 months ago