UIUC-ChenLab / scalehlsLinks
A scalable High-Level Synthesis framework on MLIR
☆274Updated last year
Alternatives and similar repositories for scalehls
Users that are interested in scalehls are comparing it to the libraries listed below
Sorting:
- AutoSA: Polyhedral-Based Systolic Array Compiler☆223Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆158Updated 2 years ago
- Allo: A Programming Model for Composable Accelerator Design☆274Updated last week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆155Updated this week
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated 3 weeks ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆244Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆157Updated 3 weeks ago
- Repository to host and maintain SCALE-Sim code☆343Updated 3 weeks ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆340Updated last year
- An Open-Source Tool for CGRA Accelerators☆72Updated last week
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆138Updated 2 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆47Updated last month
- ☆58Updated 5 months ago
- ☆93Updated last year
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆302Updated 4 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆148Updated 3 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 7 months ago
- ☆49Updated 2 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆228Updated last year
- An integrated CGRA design framework☆91Updated 5 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆69Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆199Updated 5 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆194Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆146Updated 7 months ago
- ☆105Updated this week
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆416Updated last month