UIUC-ChenLab / scalehlsLinks
A scalable High-Level Synthesis framework on MLIR
☆261Updated last year
Alternatives and similar repositories for scalehls
Users that are interested in scalehls are comparing it to the libraries listed below
Sorting:
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆153Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆132Updated last week
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆172Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 4 months ago
- RiVEC Bencmark Suite☆117Updated 6 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆280Updated last month
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆352Updated last month
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- Repository to host and maintain scale-sim-v2 code☆302Updated 2 months ago
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- Allo: A Programming Model for Composable Accelerator Design☆239Updated last week
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last week
- ☆174Updated last week
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- ☆100Updated this week
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆126Updated 4 months ago
- ☆91Updated last year
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆378Updated 10 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆102Updated 4 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆187Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆202Updated last month
- PyTorch model to RTL flow for low latency inference☆127Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆151Updated last week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated 2 weeks ago
- Benchmarks for Accelerator Design and Customized Architectures☆124Updated 5 years ago