UIUC-ChenLab / scalehls
A scalable High-Level Synthesis framework on MLIR
☆252Updated 10 months ago
Alternatives and similar repositories for scalehls:
Users that are interested in scalehls are comparing it to the libraries listed below
- AutoSA: Polyhedral-Based Systolic Array Compiler☆214Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆165Updated this week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆131Updated this week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆145Updated 2 years ago
- PyTorch model to RTL flow for low latency inference☆126Updated last year
- Release of stream-specialization software/hardware stack.☆121Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆132Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated last week
- ☆90Updated this week
- RiVEC Bencmark Suite☆113Updated 3 months ago
- Allo: A Programming Model for Composable Accelerator Design☆216Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆334Updated 11 months ago
- Repository to host and maintain scale-sim-v2 code☆276Updated this week
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆230Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆125Updated 9 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆141Updated 3 weeks ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆303Updated 3 months ago
- ☆159Updated last month
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆352Updated this week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated last week
- ☆42Updated this week
- GPGPU supporting RISCV-V, developed with verilog HDL☆88Updated last month
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆186Updated 4 years ago
- ☆91Updated last year
- An Open-Source Tool for CGRA Accelerators☆59Updated 2 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆371Updated last week
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 4 months ago
- A Chisel RTL generator for network-on-chip interconnects☆189Updated last week