UIUC-ChenLab / scalehlsLinks
A scalable High-Level Synthesis framework on MLIR
☆281Updated last year
Alternatives and similar repositories for scalehls
Users that are interested in scalehls are comparing it to the libraries listed below
Sorting:
- AutoSA: Polyhedral-Based Systolic Array Compiler☆224Updated 2 years ago
- Allo: A Programming Model for Composable Accelerator Design☆290Updated last week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆162Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆250Updated 3 years ago
- ☆59Updated 7 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- Repository to host and maintain SCALE-Sim code☆358Updated 2 weeks ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Updated last year
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆49Updated 2 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆140Updated 4 months ago
- ☆101Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆157Updated 8 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- An integrated CGRA design framework☆91Updated 7 months ago
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- ☆50Updated 3 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- CGRA Compilation Framework☆88Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆67Updated 3 weeks ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆60Updated 3 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆236Updated last year
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆411Updated this week
- ☆108Updated last week