UIUC-ChenLab / scalehls
A scalable High-Level Synthesis framework on MLIR
☆255Updated 11 months ago
Alternatives and similar repositories for scalehls:
Users that are interested in scalehls are comparing it to the libraries listed below
- AutoSA: Polyhedral-Based Systolic Array Compiler☆218Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆166Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆336Updated last year
- ☆93Updated this week
- Allo: A Programming Model for Composable Accelerator Design☆223Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆137Updated 2 months ago
- RiVEC Bencmark Suite☆114Updated 4 months ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆363Updated this week
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆322Updated 2 weeks ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆137Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆123Updated this week
- PyTorch model to RTL flow for low latency inference☆125Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆149Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆130Updated 10 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆231Updated 2 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆143Updated 2 weeks ago
- ☆91Updated last year
- ☆44Updated last month
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆182Updated 4 years ago
- Repository to host and maintain scale-sim-v2 code☆283Updated last week
- An Open-Source Tool for CGRA Accelerators☆63Updated 3 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 5 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆67Updated this week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆257Updated last month
- An integrated CGRA design framework☆87Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆78Updated 8 months ago
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 6 months ago
- Modeling Architectural Platform☆185Updated this week