UIUC-ChenLab / scalehlsLinks
A scalable High-Level Synthesis framework on MLIR
☆258Updated last year
Alternatives and similar repositories for scalehls
Users that are interested in scalehls are comparing it to the libraries listed below
Sorting:
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆170Updated this week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆152Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- PyTorch model to RTL flow for low latency inference☆126Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 3 months ago
- Repository to host and maintain scale-sim-v2 code☆300Updated last month
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆273Updated 3 weeks ago
- RiVEC Bencmark Suite☆115Updated 6 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last year
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆390Updated 2 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆122Updated 5 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆150Updated 2 months ago
- Allo: A Programming Model for Composable Accelerator Design☆234Updated this week
- ☆99Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- ☆44Updated this week
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆91Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆118Updated 3 months ago
- ☆173Updated last month
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆341Updated 3 weeks ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆186Updated 4 years ago
- Fast and accurate DRAM power and energy estimation tool☆162Updated last week
- GPGPU supporting RISCV-V, developed with verilog HDL☆101Updated 3 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year