UIUC-ChenLab / scalehls
A scalable High-Level Synthesis framework on MLIR
☆245Updated 9 months ago
Alternatives and similar repositories for scalehls:
Users that are interested in scalehls are comparing it to the libraries listed below
- AutoSA: Polyhedral-Based Systolic Array Compiler☆210Updated 2 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆331Updated 10 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆164Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated 2 weeks ago
- PyTorch model to RTL flow for low latency inference☆125Updated 11 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆129Updated last month
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆140Updated last year
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆284Updated 2 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆229Updated 2 years ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆335Updated this week
- ☆89Updated this week
- Release of stream-specialization software/hardware stack.☆120Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆124Updated 8 months ago
- Repository to host and maintain scale-sim-v2 code☆264Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 3 months ago
- ☆40Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆124Updated last week
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆364Updated last week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- Fast and accurate DRAM power and energy estimation tool☆147Updated this week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- RiVEC Bencmark Suite☆110Updated 2 months ago
- Allo: A Programming Model for Composable Accelerator Design☆189Updated this week
- ☆90Updated last year
- An Open-Source Tool for CGRA Accelerators☆58Updated last month
- RTL implementation of Flex-DPE.☆97Updated 5 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆174Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆178Updated 4 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆129Updated this week