UIUC-ChenLab / scalehlsLinks
A scalable High-Level Synthesis framework on MLIR
☆286Updated last year
Alternatives and similar repositories for scalehls
Users that are interested in scalehls are comparing it to the libraries listed below
Sorting:
- AutoSA: Polyhedral-Based Systolic Array Compiler☆236Updated 3 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 4 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆150Updated this week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆165Updated 2 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆175Updated 2 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Updated last year
- Allo Accelerator Design and Programming Framework☆320Updated this week
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- An Open-Source Tool for CGRA Accelerators☆81Updated 4 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆255Updated 3 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆56Updated 5 months ago
- ☆61Updated 9 months ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆156Updated 11 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 6 months ago
- Repository to host and maintain SCALE-Sim code☆404Updated 3 weeks ago
- ☆54Updated 6 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last week
- ☆108Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- CGRA Compilation Framework☆91Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆180Updated this week
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆244Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆328Updated last month
- Benchmarks for Accelerator Design and Customized Architectures☆136Updated 5 years ago
- An integrated CGRA design framework☆91Updated 9 months ago
- ☆62Updated this week