Xilinx / Vitis_Accel_ExamplesLinks
Vitis_Accel_Examples
☆553Updated last month
Alternatives and similar repositories for Vitis_Accel_Examples
Users that are interested in Vitis_Accel_Examples are comparing it to the libraries listed below
Sorting:
- ☆703Updated last month
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆352Updated 6 months ago
- Vitis Libraries☆996Updated last month
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆322Updated 6 months ago
- Vitis In-Depth Tutorials☆1,422Updated last week
- Run Time for AIE and FPGA based platforms☆611Updated this week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆426Updated 5 years ago
- DPU on PYNQ☆225Updated last year
- ☆215Updated last month
- Vitis HLS Library for FINN☆204Updated this week
- ☆291Updated 2 weeks ago
- ☆456Updated last year
- 100 Gbps TCP/IP stack for Vitis shells☆211Updated last year
- Dataflow compiler for QNN inference on FPGAs☆850Updated last week
- ☆438Updated 10 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆224Updated 4 months ago
- ☆129Updated last month
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆487Updated 6 years ago
- ☆118Updated 4 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- Verilog AXI stream components for FPGA implementation☆817Updated 5 months ago
- SDAccel Examples☆358Updated 3 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆277Updated last week
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆846Updated 6 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆381Updated 3 weeks ago
- VNx: Vitis Network Examples☆151Updated last year
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆350Updated last year
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆276Updated 5 years ago