Alternatives and similar repositories for Vitis_Accel_Examples

Users that are interested in Vitis_Accel_Examples are comparing it to the libraries listed below

• Xilinx / Vitis-HLS-Introductory-Examples
  ☆747Updated last week
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆373Updated 11 months ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆332Updated 11 months ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆1,053Updated this week
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆638Updated this week
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,496Updated last week
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆234Updated 4 months ago
• Xilinx / XilinxBoardStore
  ☆306Updated this week
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆210Updated last week
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆435Updated 6 years ago
• Xilinx / Vitis-AI-Tutorials
  ☆485Updated last month
• Xilinx / Vivado-Design-Tutorials
  ☆242Updated last week
• Xilinx / Vitis_Embedded_Platform_Source
  ☆135Updated 3 weeks ago
• Xilinx / Vitis-In-Depth-Tutorial
  ☆117Updated 4 years ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆525Updated 6 years ago
• Xilinx / PYNQ_Workshop
  ☆459Updated last year
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆226Updated last year
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆239Updated 3 months ago
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆915Updated this week
• EDDI-RobotAcademy / SDC-AI-LectureNotes
  It's for SDC-AI Lecture Notes
  ☆15Updated last year
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆358Updated 3 years ago
• Xilinx / CHaiDNN
  HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
  ☆336Updated 6 years ago
• KHWeb19 / LectureContents
  수업 자료는 모두 여기에 업로드 됩니다.
  ☆26Updated 3 years ago
• KHWeb19 / Homework
  과제는 여기에 제출합니다.
  ☆25Updated 3 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆844Updated 9 months ago
• fpgasystems / spooNN
  FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
  ☆281Updated 6 years ago
• changwoolee / lenet5_hls
  FPGA Accelerator for CNN using Vivado HLS
  ☆327Updated 4 years ago
• Xilinx / SDAccel-Tutorials
  SDAccel Development Environment Tutorials
  ☆109Updated 5 years ago
• LeiWang1999 / ZYNQ-NVDLA
  NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
  ☆375Updated last year
• spcl / hls_tutorial_examples
  Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
  ☆204Updated 4 years ago