Alternatives and similar repositories for Vitis_Accel_Examples

Users that are interested in Vitis_Accel_Examples are comparing it to the libraries listed below

• Xilinx / Vitis-HLS-Introductory-Examples
  ☆712Updated 2 months ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆361Updated 7 months ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆324Updated 7 months ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆1,010Updated 2 weeks ago
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,443Updated 2 weeks ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆625Updated last week
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆206Updated last month
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆431Updated 5 years ago
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆227Updated last month
• Xilinx / Vivado-Design-Tutorials
  ☆222Updated last month
• Xilinx / XilinxBoardStore
  ☆295Updated 3 weeks ago
• Xilinx / Vitis_Embedded_Platform_Source
  ☆131Updated 3 months ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆508Updated 6 years ago
• Xilinx / Vitis-AI-Tutorials
  ☆465Updated last year
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆218Updated last year
• Xilinx / Vitis-In-Depth-Tutorial
  ☆118Updated 4 years ago
• davidepatti / noxim
  Network on Chip Simulator
  ☆288Updated last month
• LeiWang1999 / ZYNQ-NVDLA
  NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
  ☆357Updated last year
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆383Updated 2 months ago
• Xilinx / PYNQ_Workshop
  ☆450Updated last year
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆359Updated 3 years ago
• abdelazeem201 / Systolic-array-implementation-in-RTL-for-TPU
  IC implementation of Systolic Array for TPU
  ☆273Updated 10 months ago
• tukl-msd / DRAMSys
  DRAMSys a SystemC TLM-2.0 based DRAM simulator.
  ☆302Updated 4 months ago
• spcl / hls_tutorial_examples
  Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
  ☆201Updated 3 years ago
• fpgasystems / Coyote
  Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…
  ☆286Updated this week
• Xilinx / CHaiDNN
  HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
  ☆332Updated 6 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆830Updated 6 months ago
• umd-memsys / DRAMsim3
  DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator
  ☆403Updated last year
• cea-wind / SimpleTPU
  A FPGA Based CNN accelerator, following Google's TPU V1.
  ☆158Updated 6 years ago
• EDDI-RobotAcademy / SDC-AI-LectureNotes
  It's for SDC-AI Lecture Notes
  ☆15Updated last year