Alternatives and similar repositories for Vitis_Accel_Examples

Users that are interested in Vitis_Accel_Examples are comparing it to the libraries listed below

• Xilinx / Vitis-HLS-Introductory-Examples
  ☆719Updated 3 months ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆366Updated 8 months ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆328Updated 8 months ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆1,024Updated last week
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆208Updated last week
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,453Updated last week
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆228Updated last month
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆430Updated 5 years ago
• Xilinx / XilinxBoardStore
  ☆298Updated this week
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆629Updated this week
• Xilinx / Vivado-Design-Tutorials
  ☆225Updated last month
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆219Updated last year
• Xilinx / PYNQ_Workshop
  ☆449Updated last year
• Xilinx / Vitis-AI-Tutorials
  ☆469Updated last year
• Xilinx / Vitis_Embedded_Platform_Source
  ☆131Updated 3 months ago
• Xilinx / Vitis-In-Depth-Tutorial
  ☆117Updated 4 years ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆509Updated 6 years ago
• spcl / hls_tutorial_examples
  Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
  ☆201Updated 3 years ago
• fpgasystems / Coyote
  Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…
  ☆291Updated this week
• Xilinx / SDAccel-Tutorials
  SDAccel Development Environment Tutorials
  ☆111Updated 5 years ago
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆232Updated last month
• EDDI-RobotAcademy / SDC-AI-LectureNotes
  It's for SDC-AI Lecture Notes
  ☆15Updated last year
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆384Updated 2 months ago
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆359Updated 3 years ago
• davidepatti / noxim
  Network on Chip Simulator
  ☆287Updated 2 months ago
• hsharma35 / dnnweaver2
  Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.
  ☆224Updated 6 years ago
• Xilinx / CHaiDNN
  HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
  ☆332Updated 6 years ago
• Xilinx / xup_vitis_network_example
  VNx: Vitis Network Examples
  ☆154Updated last month
• tukl-msd / DRAMSys
  DRAMSys a SystemC TLM-2.0 based DRAM simulator.
  ☆306Updated last week
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆877Updated this week