Vitis_Accel_Examples
☆608Aug 31, 2026Updated last month
Alternatives and similar repositories for Vitis_Accel_Examples
Users that are interested in Vitis_Accel_Examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vitis In-Depth Tutorials☆1,623Sep 9, 2026Updated last month
- ☆819Jul 13, 2026Updated 2 months ago
- Vitis Libraries☆1,131Sep 3, 2026Updated last month
- Run Time for AIE and FPGA based platforms☆688Updated this week
- ☆141Jul 16, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆120Jul 15, 2021Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆390Jan 20, 2025Updated last year
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,806Feb 24, 2026Updated 7 months ago
- VNx: Vitis Network Examples☆166Aug 25, 2025Updated last year
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- SDAccel Examples☆361May 20, 2022Updated 4 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Jun 17, 2020Updated 6 years ago
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆194Aug 11, 2026Updated last month
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- HLS-based Graph Processing Framework on FPGAs☆152Oct 11, 2022Updated 3 years ago
- ☆26Dec 1, 2020Updated 5 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆913Jan 16, 2026Updated 8 months ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆121Jun 15, 2025Updated last year
- DPU on PYNQ☆249Aug 12, 2025Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆107Sep 27, 2024Updated 2 years ago
- Vitis HLS LLVM source code and examples☆417Aug 4, 2026Updated 2 months ago
- AMD OpenNIC Project Overview☆347Dec 20, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- 100 Gbps TCP/IP stack for Vitis shells☆242Apr 23, 2024Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆246Dec 8, 2022Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆96Aug 11, 2026Updated last month
- SDAccel Development Environment Tutorials☆110Apr 8, 2020Updated 6 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆111Jun 30, 2025Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆178Mar 12, 2026Updated 6 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Vitis HLS Library for FINN☆229Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆209Nov 14, 2021Updated 4 years ago
- ☆56Dec 10, 2019Updated 6 years ago
- ☆518Jan 16, 2026Updated 8 months ago
- ☆339Sep 25, 2026Updated 2 weeks ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆413Sep 30, 2026Updated last week
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆24Apr 27, 2023Updated 3 years ago
- ☆37Sep 30, 2026Updated last week