Vitis_Accel_Examples
☆603Jun 15, 2026Updated last month
Alternatives and similar repositories for Vitis_Accel_Examples
Users that are interested in Vitis_Accel_Examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vitis In-Depth Tutorials☆1,595Updated this week
- ☆798Jul 13, 2026Updated last week
- Vitis Libraries☆1,114Jun 24, 2026Updated 3 weeks ago
- Run Time for AIE and FPGA based platforms☆674Updated this week
- ☆139Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆119Jul 15, 2021Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆387Jan 20, 2025Updated last year
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,797Feb 24, 2026Updated 4 months ago
- VNx: Vitis Network Examples☆162Aug 25, 2025Updated 10 months ago
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- SDAccel Examples☆360May 20, 2022Updated 4 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Jun 17, 2020Updated 6 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆193Mar 8, 2026Updated 4 months ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- HLS-based Graph Processing Framework on FPGAs☆151Oct 11, 2022Updated 3 years ago
- ☆26Dec 1, 2020Updated 5 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆902Jan 16, 2026Updated 6 months ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆119Jun 15, 2025Updated last year
- DPU on PYNQ☆248Aug 12, 2025Updated 11 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆102Sep 27, 2024Updated last year
- Vitis HLS LLVM source code and examples☆412Updated this week
- AMD OpenNIC Project Overview☆334Dec 20, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 100 Gbps TCP/IP stack for Vitis shells☆238Apr 23, 2024Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆243Dec 8, 2022Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆95Jul 26, 2024Updated last year
- SDAccel Development Environment Tutorials☆110Apr 8, 2020Updated 6 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆105Jun 30, 2025Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆174Mar 12, 2026Updated 4 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Vitis HLS Library for FINN☆224May 27, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆207Nov 14, 2021Updated 4 years ago
- ☆54Dec 10, 2019Updated 6 years ago
- ☆511Jan 16, 2026Updated 6 months ago
- ☆328Jul 8, 2026Updated last week
- Allo Accelerator Design and Programming Framework (PLDI'24)☆393Updated this week
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆25Apr 27, 2023Updated 3 years ago
- Machine learning on FPGAs using HLS☆2,065Updated this week