Alternatives and similar repositories for Vitis_Accel_Examples

Users that are interested in Vitis_Accel_Examples are comparing it to the libraries listed below

• Xilinx / Vitis-HLS-Introductory-Examples
  ☆758Updated 2 weeks ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆374Updated last year
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆334Updated last year
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆1,065Updated last month
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆648Updated this week
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,521Updated last week
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆437Updated 6 years ago
• Xilinx / XilinxBoardStore
  ☆312Updated this week
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆241Updated 5 months ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆213Updated 3 weeks ago
• Xilinx / Vivado-Design-Tutorials
  ☆248Updated last week
• Xilinx / Vitis-AI-Tutorials
  ☆493Updated 3 weeks ago
• Xilinx / PYNQ_Workshop
  ☆464Updated last year
• Xilinx / Vitis_Embedded_Platform_Source
  ☆137Updated 2 months ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆541Updated 7 years ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆228Updated last year
• Xilinx / Vitis-In-Depth-Tutorial
  ☆117Updated 4 years ago
• davidepatti / noxim
  Network on Chip Simulator
  ☆303Updated 3 months ago
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆242Updated 5 months ago
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆401Updated 3 months ago
• abdelazeem201 / Systolic-array-implementation-in-RTL-for-TPU
  IC implementation of Systolic Array for TPU
  ☆329Updated last year
• Er1cZ / Deploying_CNN_on_FPGA_using_OpenCL
  Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…
  ☆114Updated 7 years ago
• EDDI-RobotAcademy / SDC-AI-LectureNotes
  It's for SDC-AI Lecture Notes
  ☆15Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆858Updated 11 months ago
• Xilinx / xup_vitis_network_example
  VNx: Vitis Network Examples
  ☆156Updated 5 months ago
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆933Updated last week
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆485Updated 2 months ago
• KHWeb19 / LectureContents
  수업 자료는 모두 여기에 업로드 됩니다.
  ☆26Updated 3 years ago
• KHWeb19 / Homework
  과제는 여기에 제출합니다.
  ☆25Updated 3 years ago
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆361Updated 3 years ago