Xilinx / Vitis_Accel_ExamplesLinks
Vitis_Accel_Examples
☆576Updated last week
Alternatives and similar repositories for Vitis_Accel_Examples
Users that are interested in Vitis_Accel_Examples are comparing it to the libraries listed below
Sorting:
- ☆747Updated 2 weeks ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆373Updated 11 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆332Updated 11 months ago
- Vitis Libraries☆1,053Updated last week
- Vitis In-Depth Tutorials☆1,501Updated this week
- Run Time for AIE and FPGA based platforms☆638Updated this week
- ☆485Updated 2 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆435Updated 6 years ago
- Vitis HLS Library for FINN☆210Updated last week
- ☆459Updated last year
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆525Updated 6 years ago
- DPU on PYNQ☆235Updated 4 months ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Updated 6 years ago
- ☆242Updated 2 weeks ago
- 100 Gbps TCP/IP stack for Vitis shells☆226Updated last year
- SDAccel Examples☆358Updated 3 years ago
- ☆306Updated this week
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- ☆135Updated last month
- Verilog AXI stream components for FPGA implementation☆850Updated 9 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆241Updated 3 months ago
- Network on Chip Simulator☆296Updated last month
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Updated 4 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆317Updated last week
- ☆117Updated 4 years ago
- Dataflow compiler for QNN inference on FPGAs☆919Updated this week
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆281Updated 6 years ago
- IC implementation of Systolic Array for TPU☆317Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆395Updated 2 months ago
- It's for SDC-AI Lecture Notes☆15Updated last year