Xilinx / Vitis_Accel_ExamplesLinks
Vitis_Accel_Examples
☆568Updated 2 months ago
Alternatives and similar repositories for Vitis_Accel_Examples
Users that are interested in Vitis_Accel_Examples are comparing it to the libraries listed below
Sorting:
- ☆735Updated 4 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆369Updated 9 months ago
- Vitis Libraries☆1,041Updated last month
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆331Updated 9 months ago
- Vitis In-Depth Tutorials☆1,480Updated 3 weeks ago
- Run Time for AIE and FPGA based platforms☆631Updated last week
- Vitis HLS Library for FINN☆209Updated last month
- ☆306Updated this week
- DPU on PYNQ☆231Updated 3 months ago
- ☆234Updated 3 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆436Updated 5 years ago
- ☆476Updated 3 weeks ago
- ☆133Updated 3 weeks ago
- Dataflow QNN inference accelerator examples on FPGAs☆237Updated 2 months ago
- ☆454Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆391Updated 3 weeks ago
- 100 Gbps TCP/IP stack for Vitis shells☆223Updated last year
- It's for SDC-AI Lecture Notes☆15Updated last year
- SDAccel Development Environment Tutorials☆110Updated 5 years ago
- ☆117Updated 4 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆514Updated 6 years ago
- Network on Chip Simulator☆291Updated 2 weeks ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆368Updated last year
- SDAccel Examples☆357Updated 3 years ago
- 과제는 여기에 제출합니다.☆25Updated 3 years ago
- 수업 자료는 모두 여기에 업로드 됩니다.☆26Updated 3 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆203Updated 4 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆240Updated 4 years ago
- Dataflow compiler for QNN inference on FPGAs☆896Updated this week
- BookSim 2.0☆380Updated last year