Alternatives and similar repositories for Vitis_Accel_Examples:

Users that are interested in Vitis_Accel_Examples are comparing it to the libraries listed below

• Xilinx / Vitis-HLS-Introductory-Examples
  ☆676Updated 5 months ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆339Updated 3 months ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆318Updated 3 months ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆958Updated last month
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,375Updated last week
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆591Updated this week
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆219Updated last year
• Xilinx / Vitis_Embedded_Platform_Source
  ☆125Updated 5 months ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆192Updated last week
• Xilinx / XilinxBoardStore
  ☆286Updated last week
• Xilinx / Vitis-In-Depth-Tutorial
  ☆118Updated 3 years ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆206Updated last year
• Xilinx / Vitis-AI-Tutorials
  ☆438Updated 10 months ago
• changwoolee / lenet5_hls
  FPGA Accelerator for CNN using Vivado HLS
  ☆317Updated 3 years ago
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆816Updated this week
• spcl / hls_tutorial_examples
  Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
  ☆199Updated 3 years ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆417Updated 5 years ago
• fpgasystems / spooNN
  FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
  ☆270Updated 5 years ago
• Xilinx / Vivado-Design-Tutorials
  ☆200Updated last week
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆357Updated 2 years ago
• fpgasystems / Coyote
  Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…
  ☆248Updated 3 weeks ago
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆213Updated last month
• Xilinx / CHaiDNN
  HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
  ☆324Updated 5 years ago
• LeiWang1999 / ZYNQ-NVDLA
  NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
  ☆335Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆801Updated 2 months ago
• Xilinx / xup_vitis_network_example
  VNx: Vitis Network Examples
  ☆147Updated 9 months ago
• Xilinx / PYNQ_Workshop
  ☆425Updated 7 months ago
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆369Updated this week
• xupsh / pp4fpgas-cn-hls
  HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
  ☆236Updated 4 years ago
• fastmachinelearning / hls4ml-tutorial
  Tutorial notebooks for hls4ml
  ☆337Updated this week