Sibylau / HLS_designs
Systolic array implementations for Cholesky, LU, and QR decomposition
☆41Updated 4 months ago
Alternatives and similar repositories for HLS_designs:
Users that are interested in HLS_designs are comparing it to the libraries listed below
- ☆35Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated last month
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆89Updated 6 months ago
- ☆33Updated this week
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆56Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- ☆25Updated 11 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆35Updated 5 months ago
- ☆71Updated 2 years ago
- ☆70Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- ☆23Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- ☆33Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆27Updated 6 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆24Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆29Updated 4 years ago