Sibylau / HLS_designsLinks
Systolic array implementations for Cholesky, LU, and QR decomposition
☆47Updated last year
Alternatives and similar repositories for HLS_designs
Users that are interested in HLS_designs are comparing it to the libraries listed below
Sorting:
- ☆72Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 9 months ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 4 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Updated 6 years ago
- A DSL for Systolic Arrays☆82Updated 7 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆13Updated 2 years ago
- ☆65Updated 7 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆71Updated 3 weeks ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- ☆38Updated 8 months ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Updated last year
- Public release☆58Updated 6 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆30Updated 6 years ago
- HLS for Networks-on-Chip☆38Updated 4 years ago
- ☆36Updated 4 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 7 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated 8 months ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- An integrated CGRA design framework☆91Updated 8 months ago
- ☆71Updated 5 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago