Sibylau / HLS_designs
Systolic array implementations for Cholesky, LU, and QR decomposition
☆39Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for HLS_designs
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆79Updated last month
- ☆33Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- ☆29Updated 2 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆31Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆66Updated 3 months ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- ☆69Updated last year
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- ☆32Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- view at https://xupsh.github.io/ccc2021/☆24Updated 2 years ago
- ☆69Updated 4 years ago
- ☆35Updated 7 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- eyeriss-chisel3☆38Updated 2 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- A DSL for Systolic Arrays☆78Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- DASS HLS Compiler☆27Updated last year
- ☆24Updated 6 months ago
- ☆23Updated 3 years ago
- ☆55Updated 4 years ago
- ☆27Updated 5 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 3 months ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆19Updated 5 years ago