spcl / apfp
FPGA acceleration of arbitrary precision floating point computations.
☆38Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for apfp
- A polyhedral compiler for hardware accelerators☆56Updated 4 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- Stencil with Optimized Dataflow Architecture☆15Updated 8 months ago
- PACoGen: Posit Arithmetic Core Generator☆64Updated 5 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 2 weeks ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- A configurable SRAM generator☆40Updated this week
- Floating point modules for CHISEL☆28Updated 10 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆48Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆36Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Library of open source Process Design Kits (PDKs)☆28Updated last week
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- DASS HLS Compiler☆27Updated last year
- A tool to generate optimized hardware files for univariate functions.☆21Updated 7 months ago
- Open Source PHY v2☆25Updated 6 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆95Updated 7 months ago
- Fast Floating Point Operators for High Level Synthesis☆19Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated this week
- ☆14Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year
- A Rocket-based RISC-V superscalar in-order core☆28Updated 3 weeks ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆27Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year