spcl / apfpLinks
FPGA acceleration of arbitrary precision floating point computations.
☆40Updated 3 years ago
Alternatives and similar repositories for apfp
Users that are interested in apfp are comparing it to the libraries listed below
Sorting:
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- ☆19Updated last week
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- A configurable SRAM generator☆50Updated this week
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated 3 weeks ago
- Chisel library for Unum Type-III Posit Arithmetic☆38Updated 2 months ago
- ☆56Updated 2 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated last week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- ☆61Updated last week
- Library of open source Process Design Kits (PDKs)☆42Updated last week
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆12Updated 2 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 9 years ago
- Fast Floating Point Operators for High Level Synthesis☆21Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated this week
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- ☆15Updated 2 years ago
- ☆29Updated 6 years ago
- ☆44Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- Stencil with Optimized Dataflow Architecture☆16Updated last year
- PACoGen: Posit Arithmetic Core Generator☆70Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆17Updated last month
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆14Updated 9 months ago