spcl / apfpLinks
FPGA acceleration of arbitrary precision floating point computations.
☆40Updated 3 years ago
Alternatives and similar repositories for apfp
Users that are interested in apfp are comparing it to the libraries listed below
Sorting:
- Fast Floating Point Operators for High Level Synthesis☆21Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- A polyhedral compiler for hardware accelerators☆59Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆27Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆21Updated 2 months ago
- ☆30Updated 6 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- ☆12Updated 3 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆28Updated 3 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 5 months ago
- ☆88Updated last week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last month
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 5 months ago
- corundum work on vu13p☆23Updated 2 years ago
- ☆16Updated 2 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated last week
- ☆36Updated 4 years ago