spcl / apfpLinks
FPGA acceleration of arbitrary precision floating point computations.
☆41Updated 3 years ago
Alternatives and similar repositories for apfp
Users that are interested in apfp are comparing it to the libraries listed below
Sorting:
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- DASS HLS Compiler☆29Updated last year
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- Fast Floating Point Operators for High Level Synthesis☆22Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- GL0AM GPU Accelerated Gate Level Logic Simulator☆27Updated last month
- ☆16Updated 2 years ago
- ☆29Updated 7 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- Wraps the NVDLA project for Chipyard integration☆21Updated 2 weeks ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- ☆12Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 3 months ago
- ☆36Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 months ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 3 weeks ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated last week
- ☆30Updated 6 years ago