UCLA-VAST / SerpensView external linksLinks
Serpens is an HBM FPGA accelerator for SpMV
☆22Jul 26, 2024Updated last year
Alternatives and similar repositories for Serpens
Users that are interested in Serpens are comparing it to the libraries listed below
Sorting:
- ☆20Sep 17, 2024Updated last year
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- RTL generator for SpGEMM☆10Feb 2, 2021Updated 5 years ago
- A graph linear algebra overlay☆51Apr 26, 2023Updated 2 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆48Jan 5, 2026Updated last month
- NeuraChip Accelerator Simulator☆15Apr 26, 2024Updated last year
- ☆26Feb 27, 2025Updated 11 months ago
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆15Jun 1, 2025Updated 8 months ago
- ☆16Oct 25, 2022Updated 3 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆39Mar 30, 2022Updated 3 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Apr 9, 2024Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆374Jan 20, 2025Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago
- A Row Decomposition-based Approach for Sparse Matrix Multiplication on GPUs☆28Nov 29, 2023Updated 2 years ago
- PyTorch-Based Fast and Efficient Processing for Various Machine Learning Applications with Diverse Sparsity☆121Dec 22, 2025Updated last month
- ☆30Apr 26, 2019Updated 6 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆33Apr 11, 2024Updated last year
- GARNET: Reduced-Rank Topology Learning for Robust and Scalable Graph Neural Networks☆36Oct 1, 2023Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Nov 7, 2021Updated 4 years ago
- Implementation of FusedMM method for IPDPS 2021 paper titled "FusedMM: A Unified SDDMM-SpMM Kernel for Graph Embedding and Graph Neural N…☆31Aug 12, 2022Updated 3 years ago
- ☆35Dec 22, 2025Updated last month
- Vitis_Accel_Examples☆582Dec 17, 2025Updated last month
- ☆13Jan 28, 2026Updated 2 weeks ago
- ☆11Mar 14, 2023Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Jul 29, 2021Updated 4 years ago
- Large-scale medical image processing and reconstruction toolbox☆18Feb 13, 2024Updated 2 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Official implementation of Acc-SpMM: Accelerating General-purpose Sparse Matrix-Matrix Multiplication with GPU Tensor Cores.☆14Nov 13, 2025Updated 3 months ago
- Eyeriss chip simulator☆39Mar 6, 2020Updated 5 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- ☆14Jan 23, 2026Updated 3 weeks ago
- ☆11Oct 28, 2021Updated 4 years ago
- AMD Xilinx University Program Embedded tutorial☆44Feb 18, 2023Updated 2 years ago
- ☆45Jan 28, 2026Updated 2 weeks ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆43Mar 30, 2021Updated 4 years ago