UCLA-VAST / Serpens
Serpens is an HBM FPGA accelerator for SpMV
☆14Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for Serpens
- ☆33Updated 4 months ago
- ☆11Updated last month
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆11Updated 10 months ago
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆19Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆38Updated this week
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆53Updated 2 months ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- ☆36Updated 7 months ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆16Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 3 months ago
- ☆10Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆12Updated 4 months ago
- ☆16Updated 2 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- ☆17Updated last year
- ☆31Updated 3 years ago
- An HBM FPGA based SpMV Accelerator☆9Updated 2 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆47Updated 3 weeks ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆31Updated last year
- An Open-Source Tool for CGRA Accelerators☆17Updated 6 months ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 3 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- ACM TODAES Best Paper Award, 2022☆24Updated last year