UCLA-VAST / Serpens
Serpens is an HBM FPGA accelerator for SpMV
☆18Updated 8 months ago
Alternatives and similar repositories for Serpens:
Users that are interested in Serpens are comparing it to the libraries listed below
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆12Updated 7 months ago
- ☆16Updated 6 months ago
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆11Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆73Updated 3 years ago
- A graph linear algebra overlay☆51Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆50Updated last month
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated last month
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆12Updated 2 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆36Updated 2 years ago
- ☆39Updated 9 months ago
- ☆48Updated 3 weeks ago
- ☆10Updated 2 years ago
- ☆18Updated 2 years ago
- ☆28Updated 4 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆78Updated 8 months ago
- ☆13Updated last year
- ☆43Updated 3 years ago
- ☆25Updated 3 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- ☆26Updated 5 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 6 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆11Updated 3 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆71Updated 2 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 6 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated 2 weeks ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆31Updated this week
- ☆27Updated 2 years ago