UCLA-VAST / Serpens
Serpens is an HBM FPGA accelerator for SpMV
☆17Updated 6 months ago
Alternatives and similar repositories for Serpens:
Users that are interested in Serpens are comparing it to the libraries listed below
- ☆13Updated 5 months ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆12Updated 5 months ago
- ☆16Updated 2 years ago
- ☆39Updated 7 months ago
- ☆23Updated 2 months ago
- RTL generator for SpGEMM☆9Updated 4 years ago
- ☆42Updated this week
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆8Updated last week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- ☆11Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated this week
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆28Updated 6 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆11Updated last year
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 4 months ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- A graph linear algebra overlay☆51Updated last year
- ☆25Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 2 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆45Updated 2 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆70Updated 2 years ago
- ☆11Updated 3 years ago
- NeuraChip Accelerator Simulator☆11Updated 9 months ago