UCLA-VAST / Serpens
Serpens is an HBM FPGA accelerator for SpMV
☆18Updated 9 months ago
Alternatives and similar repositories for Serpens:
Users that are interested in Serpens are comparing it to the libraries listed below
- An HBM FPGA based SpMV Accelerator☆12Updated 8 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆16Updated 7 months ago
- ☆39Updated 10 months ago
- ☆50Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated last week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆51Updated last month
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 7 months ago
- ☆27Updated 6 months ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 6 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆76Updated 3 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆31Updated this week
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆21Updated 5 months ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆12Updated 2 months ago
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆11Updated last year
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆30Updated 11 months ago
- RTL generator for SpGEMM☆12Updated 4 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆71Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- ☆25Updated 3 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆13Updated last year
- ☆29Updated 4 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 9 months ago
- ☆10Updated 2 years ago
- ☆16Updated 2 years ago