Licheng-Guo / vivado-hls-broadcast-optimization
[DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency
☆32Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for vivado-hls-broadcast-optimization
- ☆27Updated 5 years ago
- DASS HLS Compiler☆27Updated last year
- ☆13Updated last year
- ☆23Updated 3 years ago
- ☆87Updated 8 months ago
- A high-level performance analysis tool for FPGA-based accelerators☆18Updated 7 years ago
- ☆70Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago
- ☆33Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆36Updated 6 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- Introductory examples for using PYNQ with Alveo☆48Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆121Updated last year
- A DSL for Systolic Arrays☆78Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- ☆51Updated 10 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- ☆57Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- A hardware synthesis framework with multi-level paradigm☆37Updated last year
- ☆20Updated 2 years ago