Licheng-Guo / vivado-hls-broadcast-optimizationLinks
[DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency
☆32Updated 4 years ago
Alternatives and similar repositories for vivado-hls-broadcast-optimization
Users that are interested in vivado-hls-broadcast-optimization are comparing it to the libraries listed below
Sorting:
- ☆30Updated 6 years ago
- DASS HLS Compiler☆29Updated last year
- ☆72Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆47Updated 6 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 6 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆124Updated 2 years ago
- ☆16Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- ☆27Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- ☆63Updated 4 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 3 years ago
- ☆36Updated 4 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆40Updated this week
- FPGA version of Rodinia in HLS C/C++☆40Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆87Updated last year
- ☆60Updated 5 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆59Updated 3 years ago
- ☆23Updated 2 years ago
- ☆24Updated 4 years ago