cornell-zhang / alloLinks
Allo Accelerator Design and Programming Framework
☆297Updated this week
Alternatives and similar repositories for allo
Users that are interested in allo are comparing it to the libraries listed below
Sorting:
- A scalable High-Level Synthesis framework on MLIR☆282Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated last month
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆165Updated 3 weeks ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆102Updated 6 months ago
- ☆60Updated 7 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆159Updated this week
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆81Updated 8 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆165Updated 9 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆229Updated 2 years ago
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆54Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆63Updated 4 months ago
- ☆33Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Repository to host and maintain SCALE-Sim code☆372Updated last week
- An Open-Source Tool for CGRA Accelerators☆76Updated 2 months ago
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆76Updated 6 months ago
- ☆47Updated 4 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 5 months ago
- ☆49Updated 3 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆48Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- ☆105Updated last year
- Research about dataflow architecture☆12Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆70Updated 2 weeks ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆51Updated 3 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆62Updated 3 months ago
- PyTorch model to RTL flow for low latency inference☆130Updated last year