cornell-zhang / allo
Allo: A Programming Model for Composable Accelerator Design
☆185Updated this week
Alternatives and similar repositories for allo:
Users that are interested in allo are comparing it to the libraries listed below
- AutoSA: Polyhedral-Based Systolic Array Compiler☆210Updated 2 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆58Updated 2 weeks ago
- A scalable High-Level Synthesis framework on MLIR☆243Updated 9 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- ☆89Updated this week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆42Updated last month
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆67Updated 2 weeks ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆70Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆47Updated 2 weeks ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆88Updated this week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆128Updated last month
- STONNE: A Simulation Tool for Neural Networks Engines☆124Updated 8 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆126Updated this week
- ☆112Updated 7 months ago
- ☆42Updated 10 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆82Updated 9 months ago
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆44Updated 10 months ago
- ☆53Updated 7 months ago
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- NeuPIMs Simulator☆68Updated 7 months ago
- ☆62Updated this week
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆164Updated this week
- A co-design architecture on sparse attention☆51Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆57Updated 4 months ago
- ☆47Updated 11 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆364Updated this week