cornell-zhang / alloLinks
Allo: A Programming Model for Composable Accelerator Design
☆239Updated last week
Alternatives and similar repositories for allo
Users that are interested in allo are comparing it to the libraries listed below
Sorting:
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆57Updated 3 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆126Updated 4 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆151Updated last week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- A scalable High-Level Synthesis framework on MLIR☆261Updated last year
- Repository to host and maintain scale-sim-v2 code☆302Updated 2 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆68Updated 3 months ago
- ☆55Updated 3 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆81Updated last month
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 8 months ago
- ☆100Updated this week
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆172Updated this week
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆83Updated last year
- Machine-Learning Accelerator System Exploration Tools☆167Updated 2 weeks ago
- RTL implementation of Flex-DPE.☆103Updated 5 years ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆61Updated last year
- A co-design architecture on sparse attention☆52Updated 3 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆33Updated last week
- ☆47Updated 3 years ago
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆44Updated last year
- PyTorch model to RTL flow for low latency inference☆127Updated last year
- ☆73Updated last year
- ☆65Updated 4 months ago
- ☆101Updated last year