cornell-zhang / alloLinks
Allo: A Programming Model for Composable Accelerator Design
☆291Updated this week
Alternatives and similar repositories for allo
Users that are interested in allo are comparing it to the libraries listed below
Sorting:
- A scalable High-Level Synthesis framework on MLIR☆282Updated last year
- ☆60Updated 7 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆97Updated 5 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆76Updated 7 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆224Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆68Updated 3 weeks ago
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆52Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆162Updated 2 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆49Updated 2 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Repository to host and maintain SCALE-Sim code☆358Updated 2 weeks ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆157Updated 8 months ago
- ☆48Updated 2 months ago
- Machine-Learning Accelerator System Exploration Tools☆179Updated 3 weeks ago
- STONNE: A Simulation Tool for Neural Networks Engines☆142Updated 4 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆236Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆72Updated 6 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆60Updated 3 months ago
- ☆42Updated 10 months ago
- ☆58Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- DRA+RISC-V Exploration Framework☆18Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆18Updated 6 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆150Updated 5 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆71Updated last year