Allo Accelerator Design and Programming Framework (PLDI'24)
☆369Mar 13, 2026Updated last month
Alternatives and similar repositories for allo
Users that are interested in allo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Nov 12, 2024Updated last year
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆33Apr 11, 2024Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆187Mar 8, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆64Aug 1, 2025Updated 8 months ago
- ☆62Mar 24, 2025Updated last year
- A Generic Distributed Auto-Tuning Infrastructure☆24Jul 29, 2021Updated 4 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆339Apr 20, 2024Updated last year
- A scalable High-Level Synthesis framework on MLIR☆294May 15, 2024Updated last year
- Graph Learning at Scale: Characterizing and Optimizing Pre-Propagation GNNs (MLSys'25)☆17Apr 4, 2025Updated last year
- Using e-graphs for logic synthesis (ICCAD'25)☆33Apr 7, 2026Updated last week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆97Sep 27, 2024Updated last year
- GARNET: Reduced-Rank Topology Learning for Robust and Scalable Graph Neural Networks☆36Oct 1, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆99Oct 2, 2021Updated 4 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆170Mar 12, 2026Updated last month
- Open-source AI acceleration on FPGA: from ONNX to RTL☆53Mar 24, 2026Updated 3 weeks ago
- Polynormer: Polynomial-Expressive Graph Transformer in Linear Time (ICLR'24)☆42Apr 6, 2024Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆170Nov 7, 2023Updated 2 years ago
- ☆131Updated this week
- Codebase for ICML'24 paper: Learning from Students: Applying t-Distributions to Explore Accurate and Efficient Formats for LLMs☆27Jun 25, 2024Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Dec 19, 2025Updated 3 months ago
- A graph linear algebra overlay☆52Apr 26, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆11Oct 28, 2021Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆240Dec 8, 2022Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆23Jul 26, 2024Updated last year
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆31Jan 15, 2026Updated 3 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆93Jul 26, 2024Updated last year
- Intermediate Language (IL) for Hardware Accelerator Generators☆588Updated this week
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- ☆87Mar 5, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated 2 years ago
- ☆13Sep 19, 2024Updated last year
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆474Feb 19, 2026Updated last month
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆380Jan 20, 2025Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆36Mar 12, 2026Updated last month
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆609Jun 19, 2025Updated 9 months ago
- ASPLOS'24: Optimal Kernel Orchestration for Tensor Programs with Korch☆40Mar 27, 2025Updated last year