cornell-zhang / alloLinks
Allo: A Programming Model for Composable Accelerator Design
☆234Updated this week
Alternatives and similar repositories for allo
Users that are interested in allo are comparing it to the libraries listed below
Sorting:
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆118Updated 3 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆150Updated 2 months ago
- Repository to host and maintain scale-sim-v2 code☆300Updated last month
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆52Updated 2 months ago
- Machine-Learning Accelerator System Exploration Tools☆166Updated last week
- A scalable High-Level Synthesis framework on MLIR☆258Updated last year
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆170Updated this week
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆135Updated 2 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- ☆52Updated 2 months ago
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆45Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆80Updated last month
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last year
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- ☆69Updated 11 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- ☆45Updated 3 years ago
- ☆99Updated this week
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆110Updated last year
- A co-design architecture on sparse attention☆52Updated 3 years ago
- ☆51Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆33Updated 2 weeks ago