cornell-zhang / alloLinks
Allo Accelerator Design and Programming Framework
☆313Updated last week
Alternatives and similar repositories for allo
Users that are interested in allo are comparing it to the libraries listed below
Sorting:
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆107Updated 8 months ago
- A scalable High-Level Synthesis framework on MLIR☆285Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆177Updated 2 weeks ago
- ☆61Updated 9 months ago
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆54Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆174Updated 2 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆81Updated 9 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆232Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 2 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- Research about dataflow architecture☆12Updated 2 years ago
- Repository to host and maintain SCALE-Sim code☆397Updated last week
- ☆117Updated last year
- ☆51Updated 3 weeks ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆56Updated 4 months ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆88Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- ☆214Updated 2 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆73Updated last month
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆79Updated 8 months ago
- ☆48Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆120Updated this week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 4 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆243Updated last year