Allo Accelerator Design and Programming Framework (PLDI'24)
☆414Oct 12, 2026Updated 3 weeks ago
Alternatives and similar repositories for allo
Users that are interested in allo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆35Nov 12, 2024Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆76Aug 1, 2025Updated last year
- A Generic Distributed Auto-Tuning Infrastructure☆24Jul 29, 2021Updated 5 years ago
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆35Jan 15, 2026Updated 9 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆34Apr 11, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆194Aug 11, 2026Updated 2 months ago
- HeteroCL-MLIR dialect for accelerator design☆43Sep 18, 2024Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆306May 15, 2024Updated 2 years ago
- ☆65Mar 24, 2025Updated last year
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆345Apr 20, 2024Updated 2 years ago
- Graph Learning at Scale: Characterizing and Optimizing Pre-Propagation GNNs (MLSys'25)☆19Apr 4, 2025Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆178Mar 12, 2026Updated 7 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated 2 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆67Mar 8, 2026Updated 7 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Using e-graphs for logic synthesis (ICCAD'25)☆38Aug 28, 2026Updated 2 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆78Dec 19, 2025Updated 10 months ago
- GARNET: Reduced-Rank Topology Learning for Robust and Scalable Graph Neural Networks☆36Oct 1, 2023Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆99Oct 2, 2021Updated 5 years ago
- CODO: An Automated Compiler for Comprehensive Dataflow Optimization☆41Jun 3, 2026Updated 4 months ago
- ☆11Mar 11, 2025Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆107Sep 27, 2024Updated 2 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆27Oct 23, 2018Updated 8 years ago
- A graph linear algebra overlay☆52Apr 26, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AutoSA: Polyhedral-Based Systolic Array Compiler☆249Dec 8, 2022Updated 3 years ago
- Codebase for ICML'24 paper: Learning from Students: Applying t-Distributions to Explore Accurate and Efficient Formats for LLMs☆28Jun 25, 2024Updated 2 years ago
- Reconfigurable Stream Network Architecture☆18Aug 13, 2026Updated 2 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆175Nov 7, 2023Updated 2 years ago
- Polynormer: Polynomial-Expressive Graph Transformer in Linear Time (ICLR'24)☆44Apr 6, 2024Updated 2 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆394Jan 20, 2025Updated last year
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 5 months ago
- TAIDL: Tensor Accelerator ISA Definition Language☆25Oct 20, 2026Updated last week
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆213Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆33Aug 17, 2026Updated 2 months ago
- New MLIR dialect, attributes, and transformations for generating host driver code for AXI-based linalg accelerators.☆11Jan 8, 2024Updated 2 years ago
- ☆11Oct 28, 2021Updated 5 years ago
- ☆152Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆616Oct 26, 2026Updated last week
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Dec 6, 2020Updated 5 years ago
- GraphZoom: A Multi-level Spectral Approach for Accurate and Scalable Graph Embedding (ICLR'20 Oral)☆114Mar 24, 2023Updated 3 years ago