Working draft of the proposed RISC-V V vector extension
☆1,072Mar 17, 2024Updated last year
Alternatives and similar repositories for riscv-v-spec
Users that are interested in riscv-v-spec are comparing it to the libraries listed below
Sorting:
- ☆364Feb 24, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,028Feb 26, 2026Updated last week
- RISC-V Instruction Set Manual☆4,521Updated this week
- RISC-V Packed SIMD Extension☆159Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆495Nov 27, 2025Updated 3 months ago
- GNU toolchain for RISC-V, including GCC☆4,386Feb 13, 2026Updated 3 weeks ago
- RISC-V Opcodes☆842Updated this week
- RISC-V Assembly Programmer's Manual☆1,615Feb 26, 2026Updated last week
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- ☆652Updated this week
- RISC-V Architecture Profiles☆177Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,160Updated this week
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- ☆1,133Jan 22, 2026Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- Working Draft of the RISC-V Debug Specification Standard☆505Mar 1, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 5 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆145Jan 27, 2026Updated last month
- RiVEC Bencmark Suite☆128Nov 27, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,598Feb 28, 2026Updated last week
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- A RISC-V ELF psABI Document☆836Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,178Dec 22, 2022Updated 3 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- RISC-V Cores, SoC platforms and SoCs☆915Mar 26, 2021Updated 4 years ago
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 3 months ago
- Sail RISC-V model☆672Updated this week
- ☆368Sep 12, 2025Updated 5 months ago
- Vector processor for RISC-V vector ISA☆138Oct 19, 2020Updated 5 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,785Feb 17, 2026Updated 2 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆164Feb 11, 2025Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆235Jan 14, 2026Updated last month
- ☆1,913Updated this week
- RISC-V cryptography extensions standardisation work.☆406Updated this week
- ☆51Jan 9, 2026Updated 2 months ago