Working draft of the proposed RISC-V V vector extension
☆1,085Mar 17, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-v-spec
Users that are interested in riscv-v-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆377Jun 18, 2026Updated 3 weeks ago
- Spike, a RISC-V ISA Simulator☆3,163Jun 26, 2026Updated last week
- RISC-V Instruction Set Manual☆4,694Jul 2, 2026Updated last week
- RISC-V Packed SIMD Extension☆174Jun 28, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆530Jun 8, 2026Updated last month
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- GNU toolchain for RISC-V, including GCC☆4,553Jun 6, 2026Updated last month
- RISC-V Opcodes☆865May 20, 2026Updated last month
- RISC-V Architecture Profiles☆190Apr 22, 2026Updated 2 months ago
- RISC-V Assembly Programmer's Manual☆1,637Jul 2, 2026Updated last week
- Working draft of the proposed RISC-V Bitmanipulation extension☆218Mar 20, 2024Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆165Jan 25, 2024Updated 2 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆741Updated this week
- RiVEC Bencmark Suite☆132Nov 27, 2024Updated last year
- ☆148Feb 29, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- RISC-V Debug Specification Standard☆518Apr 8, 2026Updated 3 months ago
- Rocket Chip Generator☆3,811Jun 2, 2026Updated last month
- ☆1,214Jun 3, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,194Jun 26, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,309Jun 26, 2026Updated last week
- Vector processor for RISC-V vector ISA☆140Oct 19, 2020Updated 5 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,997Updated this week
- RISC-V Proxy Kernel☆705Oct 2, 2025Updated 9 months ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Unit tests generator for RVV 1.0☆114May 25, 2026Updated last month
- RISC-V Tools (ISA Simulator and Tests)☆1,193Dec 22, 2022Updated 3 years ago
- RISC-V Cores, SoC platforms and SoCs☆928Mar 26, 2021Updated 5 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆153Jun 11, 2026Updated 3 weeks ago
- RISC-V cryptography extensions standardisation work.☆415Mar 7, 2026Updated 4 months ago
- ☆385Jun 14, 2026Updated 3 weeks ago
- A RISC-V ELF psABI Document☆848Jul 1, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,711Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆259Jul 1, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,258May 29, 2026Updated last month
- Documentation of the RISC-V C API☆86Jun 4, 2026Updated last month
- ☆373May 22, 2023Updated 3 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆184Apr 1, 2026Updated 3 months ago
- Sail RISC-V model☆732Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆924Updated this week
- ☆39Mar 6, 2026Updated 4 months ago