riscvarchive / riscv-v-specView external linksLinks
Working draft of the proposed RISC-V V vector extension
☆1,069Mar 17, 2024Updated last year
Alternatives and similar repositories for riscv-v-spec
Users that are interested in riscv-v-spec are comparing it to the libraries listed below
Sorting:
- ☆363Updated this week
- Spike, a RISC-V ISA Simulator☆3,017Feb 4, 2026Updated last week
- RISC-V Instruction Set Manual☆4,488Feb 8, 2026Updated last week
- RISC-V Packed SIMD Extension☆159Feb 5, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆487Nov 27, 2025Updated 2 months ago
- GNU toolchain for RISC-V, including GCC☆4,360Jan 23, 2026Updated 3 weeks ago
- RISC-V Opcodes☆833Jan 29, 2026Updated 2 weeks ago
- RISC-V Assembly Programmer's Manual☆1,606Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated last year
- ☆650Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- RISC-V Architecture Profiles☆173Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week
- ☆1,119Jan 22, 2026Updated 3 weeks ago
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Jan 25, 2024Updated 2 years ago
- Working Draft of the RISC-V Debug Specification Standard☆504Feb 5, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 4 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆143Jan 27, 2026Updated 2 weeks ago
- RiVEC Bencmark Suite☆127Nov 27, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,567Updated this week
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- A RISC-V ELF psABI Document☆830Feb 6, 2026Updated last week
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,175Dec 22, 2022Updated 3 years ago
- ☆148Feb 29, 2024Updated last year
- RISC-V Cores, SoC platforms and SoCs☆911Mar 26, 2021Updated 4 years ago
- Unit tests generator for RVV 1.0☆102Nov 11, 2025Updated 3 months ago
- Sail RISC-V model☆667Updated this week
- ☆367Sep 12, 2025Updated 5 months ago
- Vector processor for RISC-V vector ISA☆137Oct 19, 2020Updated 5 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆162Feb 11, 2025Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆229Jan 14, 2026Updated last month
- ☆1,897Updated this week
- RISC-V cryptography extensions standardisation work.☆403Mar 8, 2024Updated last year
- ☆51Jan 9, 2026Updated last month