Alternatives and similar repositories for riscv-v-spec:

Users that are interested in riscv-v-spec are comparing it to the libraries listed below

• riscv-software-src / riscv-tests
  ☆937Updated last week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆859Updated 3 years ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,806Updated this week
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,150Updated 2 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,468Updated 3 weeks ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆605Updated last week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,742Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,009Updated this week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,063Updated last week
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,215Updated 7 months ago
• riscv-non-isa / riscv-arch-test
  ☆537Updated this week
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,571Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,353Updated 3 years ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆718Updated last week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆845Updated last year
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆936Updated 3 years ago
• sifive / freedom
  Source files for SiFive's Freedom platforms
  ☆1,113Updated 3 years ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆666Updated 4 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆801Updated last week
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆395Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,372Updated this week
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆471Updated last month
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆700Updated 6 months ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,659Updated this week
• riscv-non-isa / rvv-intrinsic-doc
  ☆308Updated last week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,037Updated last month
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆559Updated 6 months ago
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆461Updated 3 years ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆896Updated 3 months ago
• vortexgpgpu / vortex
  ☆1,396Updated this week