riscvarchive / riscv-v-specLinks
Working draft of the proposed RISC-V V vector extension
☆1,047Updated last year
Alternatives and similar repositories for riscv-v-spec
Users that are interested in riscv-v-spec are comparing it to the libraries listed below
Sorting:
- RISC-V Opcodes☆807Updated last week
- Spike, a RISC-V ISA Simulator☆2,846Updated this week
- ☆1,060Updated 3 months ago
- RISC-V Proxy Kernel☆663Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,976Updated 4 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,981Updated this week
- Random instruction generator for RISC-V processor verification☆1,171Updated 3 months ago
- ☆594Updated last week
- RISC-V Cores, SoC platforms and SoCs☆898Updated 4 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,167Updated 2 years ago
- ☆347Updated 3 weeks ago
- OpenXuantie - OpenC910 Core☆1,321Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,121Updated 4 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,635Updated last week
- Digital Design with Chisel☆863Updated last week
- ☆1,677Updated this week
- VeeR EH1 core☆898Updated 2 years ago
- educational microarchitectures for risc-v isa☆719Updated last month
- The OpenPiton Platform☆730Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,100Updated 6 months ago
- Working Draft of the RISC-V Debug Specification Standard☆496Updated last week
- Circuit IR Compilers and Tools☆1,913Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,068Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆965Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,628Updated this week
- The RISC-V software tools list, as seen on riscv.org☆472Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,100Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆738Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆591Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆462Updated 2 months ago