Working draft of the proposed RISC-V V vector extension
☆1,083Mar 17, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-v-spec
Users that are interested in riscv-v-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆376Updated this week
- Spike, a RISC-V ISA Simulator☆3,141Jun 9, 2026Updated last week
- RISC-V Instruction Set Manual☆4,665Updated this week
- RISC-V Packed SIMD Extension☆173Jun 11, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆524Jun 8, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GNU toolchain for RISC-V, including GCC☆4,527Jun 6, 2026Updated last week
- RISC-V Opcodes☆857May 20, 2026Updated 3 weeks ago
- RISC-V Architecture Profiles☆189Apr 22, 2026Updated last month
- RISC-V Assembly Programmer's Manual☆1,636Jun 4, 2026Updated 2 weeks ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆217Mar 20, 2024Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆165Jan 25, 2024Updated 2 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆726Updated this week
- RiVEC Bencmark Suite☆132Nov 27, 2024Updated last year
- ☆148Feb 29, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- RISC-V Debug Specification Standard☆517Apr 8, 2026Updated 2 months ago
- Rocket Chip Generator☆3,795Jun 2, 2026Updated 2 weeks ago
- ☆1,203Jun 3, 2026Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,181Mar 11, 2026Updated 3 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,285Jun 8, 2026Updated last week
- Vector processor for RISC-V vector ISA☆138Oct 19, 2020Updated 5 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,969Updated this week
- RISC-V Proxy Kernel☆699Oct 2, 2025Updated 8 months ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Unit tests generator for RVV 1.0☆113May 25, 2026Updated 3 weeks ago
- RISC-V Tools (ISA Simulator and Tests)☆1,193Dec 22, 2022Updated 3 years ago
- RISC-V Cores, SoC platforms and SoCs☆929Mar 26, 2021Updated 5 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆151Jun 11, 2026Updated last week
- RISC-V cryptography extensions standardisation work.☆414Mar 7, 2026Updated 3 months ago
- ☆382Updated this week
- A RISC-V ELF psABI Document☆848Jun 11, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,687Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆255Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,247May 29, 2026Updated 3 weeks ago
- Documentation of the RISC-V C API☆86Jun 4, 2026Updated 2 weeks ago
- ☆373May 22, 2023Updated 3 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆183Apr 1, 2026Updated 2 months ago
- Sail RISC-V model☆720Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆918Updated this week
- ☆39Mar 6, 2026Updated 3 months ago