Working draft of the proposed RISC-V V vector extension
☆1,088Mar 17, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-v-spec
Users that are interested in riscv-v-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆379Aug 10, 2026Updated 2 weeks ago
- Spike, a RISC-V ISA Simulator☆3,203Updated this week
- RISC-V Instruction Set Manual☆4,776Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆538Updated this week
- RISC-V Packed SIMD Extension☆179Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- GNU toolchain for RISC-V, including GCC☆4,587Updated this week
- RISC-V Opcodes☆873Updated this week
- RISC-V Assembly Programmer's Manual☆1,637Updated this week
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated last month
- Working draft of the proposed RISC-V Bitmanipulation extension☆219Mar 20, 2024Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆771Updated this week
- ☆145Feb 29, 2024Updated 2 years ago
- RISC-V Debug Specification Standard☆527Jul 21, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆1,232Aug 14, 2026Updated last week
- Rocket Chip Generator☆3,850Jun 2, 2026Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,365Updated this week
- Vector processor for RISC-V vector ISA☆144Oct 19, 2020Updated 5 years ago
- RiVEC Bencmark Suite☆133Nov 27, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,224Aug 11, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,073Updated this week
- RISC-V Proxy Kernel☆706Oct 2, 2025Updated 10 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Aug 14, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,194Dec 22, 2022Updated 3 years ago
- RISC-V Cores, SoC platforms and SoCs☆927Mar 26, 2021Updated 5 years ago
- RISC-V cryptography extensions standardisation work.☆410Mar 7, 2026Updated 5 months ago
- Chisel: A Modern Hardware Design Language☆4,764Updated this week
- A RISC-V ELF psABI Document☆852Aug 13, 2026Updated last week
- ☆367May 22, 2023Updated 3 years ago
- Unit tests generator for RVV 1.0☆116May 25, 2026Updated 2 months ago
- ☆390Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,277May 29, 2026Updated 2 months ago
- ☆40Mar 6, 2026Updated 5 months ago
- Documentation of the RISC-V C API☆88Updated this week
- Sail RISC-V model☆749Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆185Apr 1, 2026Updated 4 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆940Updated this week
- Open-source high-performance RISC-V processor☆7,204Updated this week