Working draft of the proposed RISC-V V vector extension
☆1,077Mar 17, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-v-spec
Users that are interested in riscv-v-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆371Apr 25, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,096Updated this week
- RISC-V Instruction Set Manual☆4,603Updated this week
- RISC-V Packed SIMD Extension☆167Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆515Apr 24, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GNU toolchain for RISC-V, including GCC☆4,471Updated this week
- RISC-V Opcodes☆853Updated this week
- RISC-V Architecture Profiles☆185Apr 22, 2026Updated 2 weeks ago
- RISC-V Assembly Programmer's Manual☆1,629Apr 29, 2026Updated last week
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆692Updated this week
- RiVEC Bencmark Suite☆132Nov 27, 2024Updated last year
- ☆148Feb 29, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Working Draft of the RISC-V Debug Specification Standard☆511Apr 8, 2026Updated last month
- Rocket Chip Generator☆3,757Apr 21, 2026Updated 2 weeks ago
- ☆1,180May 1, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,148Mar 11, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,241Apr 29, 2026Updated last week
- Vector processor for RISC-V vector ISA☆139Oct 19, 2020Updated 5 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,913Apr 30, 2026Updated last week
- RISC-V Proxy Kernel☆692Oct 2, 2025Updated 7 months ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Unit tests generator for RVV 1.0☆108Nov 11, 2025Updated 5 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,192Dec 22, 2022Updated 3 years ago
- RISC-V Cores, SoC platforms and SoCs☆922Mar 26, 2021Updated 5 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆148Apr 19, 2026Updated 2 weeks ago
- RISC-V cryptography extensions standardisation work.☆412Mar 7, 2026Updated 2 months ago
- ☆373Sep 12, 2025Updated 7 months ago
- A RISC-V ELF psABI Document☆845Apr 25, 2026Updated 2 weeks ago
- Chisel: A Modern Hardware Design Language☆4,650Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆247Jan 14, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,223Apr 17, 2026Updated 3 weeks ago
- Documentation of the RISC-V C API☆86Apr 29, 2026Updated last week
- ☆373May 22, 2023Updated 2 years ago
- Sail RISC-V model☆696Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆181Apr 1, 2026Updated last month
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆896Updated this week
- ☆38Mar 6, 2026Updated 2 months ago