Alternatives and similar repositories for riscv-v-spec

Users that are interested in riscv-v-spec are comparing it to the libraries listed below

• riscv-non-isa / rvv-intrinsic-doc

  View on GitHub
  ☆363Updated this week
• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,017Feb 4, 2026Updated last week
• riscv / riscv-isa-manual

  View on GitHub
  RISC-V Instruction Set Manual
  ☆4,488Feb 8, 2026Updated last week
• riscv / riscv-p-spec

  View on GitHub
  RISC-V Packed SIMD Extension
  ☆159Feb 5, 2026Updated last week
• pulp-platform / ara

  View on GitHub
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆487Nov 27, 2025Updated 2 months ago
• riscv-collab / riscv-gnu-toolchain

  View on GitHub
  GNU toolchain for RISC-V, including GCC
  ☆4,360Jan 23, 2026Updated 3 weeks ago
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆833Jan 29, 2026Updated 2 weeks ago
• riscv-non-isa / riscv-asm-manual

  View on GitHub
  RISC-V Assembly Programmer's Manual
  ☆1,606Updated this week
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Mar 20, 2024Updated last year
• riscv-non-isa / riscv-arch-test

  View on GitHub
  ☆650Updated this week
• riscv-boom / riscv-boom

  View on GitHub
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,072Feb 5, 2026Updated last week
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆173Updated this week
• ucb-bar / chipyard

  View on GitHub
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,138Updated this week
• riscv-software-src / riscv-tests

  View on GitHub
  ☆1,119Jan 22, 2026Updated 3 weeks ago
• chipsalliance / rocket-chip

  View on GitHub
  Rocket Chip Generator
  ☆3,677Jan 9, 2026Updated last month
• ucb-bar / hwacha

  View on GitHub
  Microarchitecture implementation of the decoupled vector-fetch accelerator
  ☆163Jan 25, 2024Updated 2 years ago
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Feb 5, 2026Updated last week
• openhwgroup / cva6

  View on GitHub
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,797Updated this week
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆687Oct 2, 2025Updated 4 months ago
• camel-cdr / rvv-bench

  View on GitHub
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆143Jan 27, 2026Updated 2 weeks ago
• RALC88 / riscv-vectorized-benchmark-suite

  View on GitHub
  RiVEC Bencmark Suite
  ☆127Nov 27, 2024Updated last year
• chipsalliance / chisel

  View on GitHub
  Chisel: A Modern Hardware Design Language
  ☆4,567Updated this week
• plctlab / rvv-benchmark

  View on GitHub
  PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
  ☆21Nov 26, 2020Updated 5 years ago
• riscv-non-isa / riscv-elf-psabi-doc

  View on GitHub
  A RISC-V ELF psABI Document
  ☆830Feb 6, 2026Updated last week
• chipsalliance / firrtl

  View on GitHub
  Flexible Intermediate Representation for RTL
  ☆747Aug 20, 2024Updated last year
• openhwgroup / cv32e40p

  View on GitHub
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,183May 26, 2025Updated 8 months ago
• riscv-software-src / riscv-tools

  View on GitHub
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,175Dec 22, 2022Updated 3 years ago
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated last year
• riscvarchive / riscv-cores-list

  View on GitHub
  RISC-V Cores, SoC platforms and SoCs
  ☆911Mar 26, 2021Updated 4 years ago
• chipsalliance / riscv-vector-tests

  View on GitHub
  Unit tests generator for RVV 1.0
  ☆102Nov 11, 2025Updated 3 months ago
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆667Updated this week
• ucb-bar / berkeley-hardfloat

  View on GitHub
  ☆367Sep 12, 2025Updated 5 months ago
• ic-lab-duth / RISC-V-Vector

  View on GitHub
  Vector processor for RISC-V vector ISA
  ☆137Oct 19, 2020Updated 5 years ago
• XUANTIE-RV / riscv-matrix-extension-spec

  View on GitHub
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆162Feb 11, 2025Updated last year
• lowRISC / ibex

  View on GitHub
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,764Feb 7, 2026Updated last week
• tenstorrent / riscv-ocelot

  View on GitHub
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆229Jan 14, 2026Updated last month
• vortexgpgpu / vortex

  View on GitHub
  ☆1,897Updated this week
• riscv / riscv-crypto

  View on GitHub
  RISC-V cryptography extensions standardisation work.
  ☆403Mar 8, 2024Updated last year
• riscv / riscv-test-env

  View on GitHub
  ☆51Jan 9, 2026Updated last month