Working draft of the proposed RISC-V V vector extension
☆1,080Mar 17, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-v-spec
Users that are interested in riscv-v-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆374Apr 25, 2026Updated last month
- Spike, a RISC-V ISA Simulator☆3,115May 20, 2026Updated last week
- RISC-V Instruction Set Manual☆4,631May 22, 2026Updated last week
- RISC-V Packed SIMD Extension☆171May 13, 2026Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆523May 6, 2026Updated 3 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- GNU toolchain for RISC-V, including GCC☆4,496May 19, 2026Updated last week
- RISC-V Opcodes☆853May 20, 2026Updated last week
- RISC-V Architecture Profiles☆187Apr 22, 2026Updated last month
- RISC-V Assembly Programmer's Manual☆1,631Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆711Updated this week
- RiVEC Bencmark Suite☆132Nov 27, 2024Updated last year
- ☆148Feb 29, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Working Draft of the RISC-V Debug Specification Standard☆514Apr 8, 2026Updated last month
- Rocket Chip Generator☆3,778Apr 21, 2026Updated last month
- ☆1,189May 1, 2026Updated 3 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,164Mar 11, 2026Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,270May 19, 2026Updated last week
- Vector processor for RISC-V vector ISA☆139Oct 19, 2020Updated 5 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,947Updated this week
- RISC-V Proxy Kernel☆697Oct 2, 2025Updated 7 months ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Unit tests generator for RVV 1.0☆111Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,191Dec 22, 2022Updated 3 years ago
- RISC-V Cores, SoC platforms and SoCs☆929Mar 26, 2021Updated 5 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆149Apr 19, 2026Updated last month
- RISC-V cryptography extensions standardisation work.☆413Mar 7, 2026Updated 2 months ago
- ☆381Sep 12, 2025Updated 8 months ago
- A RISC-V ELF psABI Document☆844Apr 25, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,668Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆247May 19, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,235Apr 17, 2026Updated last month
- Documentation of the RISC-V C API☆86May 21, 2026Updated last week
- ☆373May 22, 2023Updated 3 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆182Apr 1, 2026Updated last month
- Sail RISC-V model☆708Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆910Updated this week
- ☆38Mar 6, 2026Updated 2 months ago