The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core
☆548Aug 19, 2026Updated 3 weeks ago
Alternatives and similar repositories for ara
Users that are interested in ara are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vector processor for RISC-V vector ISA☆147Oct 19, 2020Updated 5 years ago
- RISC-V Zve32x Vector Coprocessor☆223Jan 22, 2026Updated 7 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆173Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,120Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆158Sep 3, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆951Aug 18, 2026Updated last month
- VeeR EH2 core☆279Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆188Apr 1, 2026Updated 5 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆638Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,390Updated this week
- Working draft of the proposed RISC-V V vector extension☆1,089Mar 17, 2024Updated 2 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆367Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆261Aug 18, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆240Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The multi-core cluster of a PULP system.☆116Aug 4, 2026Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,291Aug 26, 2026Updated 3 weeks ago
- Common SystemVerilog components☆799Updated this week
- ☆323Jul 22, 2026Updated last month
- Berkeley's Spatial Array Generator☆1,472Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,701Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆120Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RiVEC Bencmark Suite☆133Nov 27, 2024Updated last year
- ☆203Dec 14, 2023Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- VeeR EH1 core☆967Jul 16, 2026Updated 2 months ago
- OpenXuantie - OpenC910 Core☆1,476Jun 28, 2024Updated 2 years ago
- ☆382Aug 26, 2026Updated 3 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆316Oct 17, 2023Updated 2 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆303Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- VeeR EL2 Core☆344Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,062Updated this week
- 32-bit Superscalar RISC-V CPU☆1,308Sep 18, 2021Updated 5 years ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆328Updated this week
- Andes Vector Extension support added to riscv-dv☆19May 29, 2020Updated 6 years ago
- Unit tests generator for RVV 1.0☆118May 25, 2026Updated 3 months ago
- A Fast, Low-Overhead On-chip Network☆346Updated this week