pulp-platform / araLinks
The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core
☆429Updated last week
Alternatives and similar repositories for ara
Users that are interested in ara are comparing it to the libraries listed below
Sorting:
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- Common SystemVerilog components☆623Updated this week
- ☆326Updated 8 months ago
- Instruction Set Generator initially contributed by Futurewei☆282Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆545Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated 2 weeks ago
- VeeR EL2 Core☆278Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆493Updated 6 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆213Updated 4 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated 2 weeks ago
- ☆158Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆373Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,286Updated last week
- RISC-V CPU Core☆325Updated 11 months ago
- SystemC/TLM-2.0 Co-simulation framework☆243Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆577Updated 9 months ago
- RISC-V Torture Test☆195Updated 10 months ago
- RISC-V SystemC-TLM simulator☆309Updated 5 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆198Updated 2 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- Verilog Configurable Cache☆178Updated 5 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- ☆238Updated 2 years ago
- ☆287Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆701Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,077Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- ☆175Updated last year