pulp-platform / araLinks
The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core
☆435Updated this week
Alternatives and similar repositories for ara
Users that are interested in ara are comparing it to the libraries listed below
Sorting:
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆501Updated 4 months ago
- Common SystemVerilog components☆627Updated this week
- Instruction Set Generator initially contributed by Futurewei☆288Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆556Updated 2 weeks ago
- ☆328Updated 9 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆581Updated last week
- VeeR EL2 Core☆286Updated 2 weeks ago
- RISC-V SystemC-TLM simulator☆311Updated 6 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆258Updated 2 months ago
- ☆162Updated last month
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆375Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆261Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆497Updated 6 months ago
- RISC-V CPU Core☆337Updated last week
- SystemC/TLM-2.0 Co-simulation framework☆247Updated last month
- ☆238Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,308Updated this week
- A Linux-capable RISC-V multicore for and by the world☆708Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 6 months ago
- A Chisel RTL generator for network-on-chip interconnects☆199Updated last month
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆280Updated last month
- Chisel examples and code snippets☆254Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆201Updated 2 weeks ago
- Simple RISC-V 3-stage Pipeline in Chisel☆581Updated 10 months ago
- ☆179Updated last year
- Network on Chip Simulator☆276Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆267Updated this week
- ☆289Updated 3 months ago