pulp-platform / araLinks
The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core
☆448Updated this week
Alternatives and similar repositories for ara
Users that are interested in ara are comparing it to the libraries listed below
Sorting:
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆512Updated 5 months ago
- Instruction Set Generator initially contributed by Futurewei☆290Updated last year
- ☆334Updated 10 months ago
- Common SystemVerilog components☆637Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆436Updated 2 months ago
- ☆176Updated last month
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆294Updated 2 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆381Updated 3 weeks ago
- Network on Chip Simulator☆283Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆593Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆207Updated 2 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆505Updated 8 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆569Updated 3 weeks ago
- Verilog Configurable Cache☆180Updated 7 months ago
- VeeR EL2 Core☆292Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated last month
- A Fast, Low-Overhead On-chip Network☆216Updated last week
- RISC-V SystemC-TLM simulator☆314Updated 7 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆718Updated 3 months ago
- RISC-V CPU Core☆359Updated last month
- Modeling Architectural Platform☆196Updated this week
- RISC-V Torture Test☆195Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆265Updated 3 months ago
- Vector processor for RISC-V vector ISA☆122Updated 4 years ago
- SystemC/TLM-2.0 Co-simulation framework☆252Updated 2 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆205Updated last month
- An AXI4 crossbar implementation in SystemVerilog☆162Updated last month
- ☆240Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆586Updated 11 months ago