Working draft of the proposed RISC-V Bitmanipulation extension
☆221Mar 20, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-bitmanip
Users that are interested in riscv-bitmanip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆143Feb 29, 2024Updated 2 years ago
- RISC-V cryptography extensions standardisation work.☆411Mar 7, 2026Updated 7 months ago
- RISC-V Packed SIMD Extension☆184Oct 28, 2026Updated last week
- RISC-V Processor Trace Specification☆225Updated this week
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated 2 years ago
- RISC-V Opcodes☆887Oct 14, 2026Updated 3 weeks ago
- ☆90Aug 26, 2025Updated last year
- RISC-V Debug Specification Standard☆530Aug 26, 2026Updated 2 months ago
- Sail RISC-V model☆797Updated this week
- PLIC Specification☆158Jul 20, 2026Updated 3 months ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆807Updated this week
- ☆40Mar 6, 2026Updated 8 months ago
- Working draft of the proposed RISC-V V vector extension☆1,089Mar 17, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆302Updated this week
- RISC-V Configuration Structure☆41Oct 30, 2024Updated 2 years ago
- RISC-V Proxy Kernel☆712Oct 2, 2025Updated last year
- The ISA specification for the ZiCondOps extension.☆18Mar 21, 2024Updated 2 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Oct 5, 2026Updated last month
- RISC-V Profiles and Platform Specification☆116Sep 6, 2023Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆32Updated this week
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Spike, a RISC-V ISA Simulator☆3,273Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆651Updated this week
- ☆382Oct 15, 2026Updated 3 weeks ago
- ☆43Nov 4, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,320Updated this week
- RISC-V Instruction Set Manual☆4,883Updated this week
- XCrypto: a cryptographic ISE for RISC-V☆92Jan 5, 2023Updated 3 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆289Nov 6, 2024Updated 2 years ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Jun 7, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆109Jul 20, 2026Updated 3 months ago
- A RISC-V ELF psABI Document☆859Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- ☆1,258Oct 19, 2026Updated 2 weeks ago
- RISC-V XBitmanip Extension☆24Mar 22, 2019Updated 7 years ago
- pulp_soc is the core building component of PULP based SoCs☆87Jul 17, 2026Updated 3 months ago
- RISC-V Open Source Supervisor Binary Interface☆1,561Updated this week