Working draft of the proposed RISC-V Bitmanipulation extension
☆215Mar 20, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-bitmanip
Users that are interested in riscv-bitmanip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆148Feb 29, 2024Updated 2 years ago
- RISC-V Processor Trace Specification☆216Updated this week
- RISC-V Architecture Profiles☆182Apr 8, 2026Updated last week
- RISC-V Packed SIMD Extension☆166Updated this week
- RISC-V cryptography extensions standardisation work.☆410Mar 7, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Working Draft of the RISC-V Debug Specification Standard☆510Apr 8, 2026Updated last week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆670Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆157Oct 31, 2024Updated last year
- RISC-V Opcodes☆854Mar 24, 2026Updated 3 weeks ago
- Sail RISC-V model☆691Updated this week
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- ☆89Aug 26, 2025Updated 7 months ago
- PLIC Specification☆152Apr 8, 2026Updated last week
- Working draft of the proposed RISC-V V vector extension☆1,076Mar 17, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆290Apr 7, 2026Updated last week
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Apr 2, 2026Updated 2 weeks ago
- RISC-V Proxy Kernel☆691Oct 2, 2025Updated 6 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆591Apr 7, 2026Updated last week
- ☆370Apr 11, 2026Updated last week
- ☆38Mar 6, 2026Updated last month
- Spike, a RISC-V ISA Simulator☆3,068Updated this week
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Jun 7, 2021Updated 4 years ago
- Fork of OpenOCD that has RISC-V support☆514Oct 9, 2025Updated 6 months ago
- RISC-V Instruction Set Manual☆4,579Updated this week
- RISC-V Profiles and Platform Specification☆116Sep 6, 2023Updated 2 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- RISC-V Open Source Supervisor Binary Interface☆1,434Apr 8, 2026Updated last week
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- XCrypto: a cryptographic ISE for RISC-V☆92Jan 5, 2023Updated 3 years ago
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆152Jul 7, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆267Nov 6, 2024Updated last year
- RISC-V Formal Verification Framework☆629Apr 6, 2022Updated 4 years ago
- Sail architecture definition language☆863Updated this week
- ☆1,164Mar 24, 2026Updated 3 weeks ago
- educational microarchitectures for risc-v isa☆744Sep 1, 2025Updated 7 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,213May 26, 2025Updated 10 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago