Working draft of the proposed RISC-V Bitmanipulation extension
☆219Mar 20, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-bitmanip
Users that are interested in riscv-bitmanip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆145Feb 29, 2024Updated 2 years ago
- RISC-V Processor Trace Specification☆222Updated this week
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated last month
- RISC-V Packed SIMD Extension☆180Updated this week
- RISC-V cryptography extensions standardisation work.☆411Mar 7, 2026Updated 6 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V Debug Specification Standard☆528Aug 26, 2026Updated last week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆783Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- RISC-V Opcodes☆872Aug 24, 2026Updated last week
- Sail RISC-V model☆760Updated this week
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- ☆40Mar 6, 2026Updated 6 months ago
- ☆91Aug 26, 2025Updated last year
- Working draft of the proposed RISC-V V vector extension☆1,089Mar 17, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- PLIC Specification☆156Jul 20, 2026Updated last month
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆299Updated this week
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆153Updated this week
- RISC-V Proxy Kernel☆708Oct 2, 2025Updated 11 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month
- ☆380Aug 26, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,220Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Jun 7, 2021Updated 5 years ago
- Fork of OpenOCD that has RISC-V support☆517Jul 17, 2026Updated last month
- RISC-V Profiles and Platform Specification☆116Sep 6, 2023Updated 3 years ago
- RISC-V Instruction Set Manual☆4,804Updated this week
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Oct 31, 2017Updated 8 years ago
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated last month
- RISC-V Open Source Supervisor Binary Interface☆1,530Updated this week
- XCrypto: a cryptographic ISE for RISC-V☆93Jan 5, 2023Updated 3 years ago
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆152Jul 7, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆278Nov 6, 2024Updated last year
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- Sail architecture definition language☆931Aug 26, 2026Updated last week
- ☆1,239Aug 14, 2026Updated 3 weeks ago
- educational microarchitectures for risc-v isa☆755Sep 1, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,284Aug 26, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year