riscv / riscv-bitmanipLinks
Working draft of the proposed RISC-V Bitmanipulation extension
☆211Updated last year
Alternatives and similar repositories for riscv-bitmanip
Users that are interested in riscv-bitmanip are comparing it to the libraries listed below
Sorting:
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 7 months ago
- RISC-V Processor Trace Specification☆184Updated this week
- ☆149Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆175Updated last month
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Updated this week
- RiscyOO: RISC-V Out-of-Order Processor☆158Updated 4 years ago
- Working Draft of the RISC-V Debug Specification Standard☆487Updated last month
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆268Updated this week
- RISC-V Torture Test☆196Updated 11 months ago
- Instruction Set Generator initially contributed by Futurewei☆288Updated last year
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆325Updated 3 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆153Updated 3 years ago
- ☆179Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆237Updated 7 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆370Updated last year
- RISC-V cryptography extensions standardisation work.☆390Updated last year
- ☆86Updated 3 years ago
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- ☆567Updated this week
- RISC-V Packed SIMD Extension☆148Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last month
- ☆238Updated 2 years ago
- RISC-V Formal Verification Framework☆141Updated last week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆225Updated last year
- VeeR EL2 Core☆286Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆258Updated 2 months ago
- RISC-V CPU Core☆337Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆261Updated this week
- PLIC Specification☆140Updated 2 years ago
- The main Embench repository☆282Updated 9 months ago