riscv / riscv-bitmanipLinks
Working draft of the proposed RISC-V Bitmanipulation extension
☆214Updated last year
Alternatives and similar repositories for riscv-bitmanip
Users that are interested in riscv-bitmanip are comparing it to the libraries listed below
Sorting:
- ☆149Updated last year
- RISC-V Processor Trace Specification☆192Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago
- RISC-V Torture Test☆197Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆160Updated 5 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆274Updated this week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆153Updated last week
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆327Updated 3 years ago
- Working Draft of the RISC-V Debug Specification Standard☆495Updated 3 weeks ago
- RISC-V Packed SIMD Extension☆150Updated last year
- Instruction Set Generator initially contributed by Futurewei☆292Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago
- ☆182Updated last year
- ☆583Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆266Updated 4 months ago
- The main Embench repository☆288Updated 11 months ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆302Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 3 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 9 months ago
- RISC-V CPU Core☆369Updated last month
- ☆336Updated 11 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆375Updated last year
- RISC-V Formal Verification Framework☆145Updated this week
- PLIC Specification☆145Updated 2 weeks ago
- RISC-V cryptography extensions standardisation work.☆396Updated last year
- Sail RISC-V model☆594Updated this week