Working draft of the proposed RISC-V Bitmanipulation extension
☆217Mar 20, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-bitmanip
Users that are interested in riscv-bitmanip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆148Feb 29, 2024Updated 2 years ago
- RISC-V Processor Trace Specification☆216May 25, 2026Updated 3 weeks ago
- RISC-V Packed SIMD Extension☆173Jun 11, 2026Updated last week
- RISC-V Architecture Profiles☆189Apr 22, 2026Updated last month
- RISC-V cryptography extensions standardisation work.☆414Mar 7, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V Debug Specification Standard☆517Apr 8, 2026Updated 2 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆726Updated this week
- RISC-V Opcodes☆857May 20, 2026Updated 3 weeks ago
- Sail RISC-V model☆719Updated this week
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- ☆91Aug 26, 2025Updated 9 months ago
- PLIC Specification☆152Apr 8, 2026Updated 2 months ago
- Working draft of the proposed RISC-V V vector extension☆1,083Mar 17, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆297Jun 5, 2026Updated last week
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Jun 4, 2026Updated last week
- RISC-V Proxy Kernel☆699Oct 2, 2025Updated 8 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆613May 26, 2026Updated 3 weeks ago
- ☆376Updated this week
- ☆39Mar 6, 2026Updated 3 months ago
- Spike, a RISC-V ISA Simulator☆3,141Jun 9, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Jun 7, 2021Updated 5 years ago
- Fork of OpenOCD that has RISC-V support☆516Oct 9, 2025Updated 8 months ago
- RISC-V Profiles and Platform Specification☆116Sep 6, 2023Updated 2 years ago
- RISC-V Instruction Set Manual☆4,665Updated this week
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- RISC-V Open Source Supervisor Binary Interface☆1,482Updated this week
- XCrypto: a cryptographic ISE for RISC-V☆92Jan 5, 2023Updated 3 years ago
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆152Jul 7, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- RISC-V Formal Verification Framework☆632Apr 6, 2022Updated 4 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆272Nov 6, 2024Updated last year
- Sail architecture definition language☆897Updated this week
- ☆1,203Jun 3, 2026Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆749Sep 1, 2025Updated 9 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,247May 29, 2026Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago