riscv / riscv-bitmanipLinks
Working draft of the proposed RISC-V Bitmanipulation extension
☆215Updated last year
Alternatives and similar repositories for riscv-bitmanip
Users that are interested in riscv-bitmanip are comparing it to the libraries listed below
Sorting:
- ☆147Updated last year
- RISC-V Processor Trace Specification☆194Updated last month
- RISC-V RV64GC emulator designed for RTL co-simulation☆232Updated 10 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆277Updated last week
- RiscyOO: RISC-V Out-of-Order Processor☆162Updated 5 years ago
- RISC-V Torture Test☆197Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- Working Draft of the RISC-V Debug Specification Standard☆496Updated 2 weeks ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆158Updated 3 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Updated 2 weeks ago
- RISC-V Packed SIMD Extension☆151Updated last year
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆327Updated 3 years ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆245Updated 10 months ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆306Updated this week
- The main Embench repository☆290Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆266Updated last week
- ☆189Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆227Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆273Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 4 months ago
- ☆594Updated last week
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆374Updated last year
- VeeR EL2 Core☆297Updated this week
- ☆297Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- RISC-V CPU Core☆387Updated 3 months ago
- PLIC Specification☆148Updated last month
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆147Updated last month