riscv / riscv-bitmanipLinks
Working draft of the proposed RISC-V Bitmanipulation extension
☆214Updated last year
Alternatives and similar repositories for riscv-bitmanip
Users that are interested in riscv-bitmanip are comparing it to the libraries listed below
Sorting:
- ☆149Updated last year
- RISC-V Processor Trace Specification☆191Updated this week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆272Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 8 months ago
- Working Draft of the RISC-V Debug Specification Standard☆491Updated 2 months ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Updated this week
- RISC-V Torture Test☆195Updated last year
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆159Updated 5 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆240Updated 8 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆374Updated last year
- The main Embench repository☆287Updated 11 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆326Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- RISC-V Packed SIMD Extension☆150Updated last year
- Instruction Set Generator initially contributed by Futurewei☆290Updated last year
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆300Updated last week
- ☆182Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated last month
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 2 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆265Updated 3 months ago
- RISC-V CPU Core☆359Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆147Updated 9 months ago
- RISC-V cryptography extensions standardisation work.☆394Updated last year
- PLIC Specification☆144Updated 2 years ago
- RISC-V IOMMU Specification☆125Updated this week
- ☆580Updated this week
- RISC-V Formal Verification Framework☆143Updated this week
- RISC-V architecture concurrency model litmus tests☆82Updated 2 months ago