Working draft of the proposed RISC-V Bitmanipulation extension
☆215Mar 20, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-bitmanip
Users that are interested in riscv-bitmanip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆148Feb 29, 2024Updated 2 years ago
- RISC-V Processor Trace Specification☆211Updated this week
- RISC-V Architecture Profiles☆179Mar 21, 2026Updated last week
- RISC-V Packed SIMD Extension☆162Updated this week
- RISC-V cryptography extensions standardisation work.☆408Mar 7, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Working Draft of the RISC-V Debug Specification Standard☆507Mar 14, 2026Updated 2 weeks ago
- ☆665Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- RISC-V Opcodes☆842Updated this week
- Sail RISC-V model☆682Updated this week
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- ☆89Aug 26, 2025Updated 7 months ago
- PLIC Specification☆152Mar 20, 2026Updated last week
- Working draft of the proposed RISC-V V vector extension☆1,073Mar 17, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆290Mar 20, 2026Updated last week
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Updated this week
- RISC-V Proxy Kernel☆689Oct 2, 2025Updated 5 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆580Mar 11, 2026Updated 2 weeks ago
- ☆366Mar 20, 2026Updated last week
- ☆38Mar 6, 2026Updated 3 weeks ago
- Spike, a RISC-V ISA Simulator☆3,047Updated this week
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Jun 7, 2021Updated 4 years ago
- Fork of OpenOCD that has RISC-V support☆512Oct 9, 2025Updated 5 months ago
- RISC-V Instruction Set Manual☆4,549Updated this week
- RISC-V Profiles and Platform Specification☆116Sep 6, 2023Updated 2 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- RISC-V Open Source Supervisor Binary Interface☆1,414Mar 22, 2026Updated last week
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- XCrypto: a cryptographic ISE for RISC-V☆92Jan 5, 2023Updated 3 years ago
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆151Jul 7, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆264Nov 6, 2024Updated last year
- RISC-V Formal Verification Framework☆626Apr 6, 2022Updated 3 years ago
- Sail architecture definition language☆854Updated this week
- ☆1,147Updated this week
- educational microarchitectures for risc-v isa☆742Sep 1, 2025Updated 6 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 10 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago