riscv/riscv-bitmanip external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscv/riscv-bitmanip

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscv/riscv-bitmanip)

Close

riscv / riscv-bitmanipView on GitHubMore

• External links
• Readme badge

Working draft of the proposed RISC-V Bitmanipulation extension

☆216Mar 20, 2024Updated last year

Alternatives and similar repositories for riscv-bitmanip

Users that are interested in riscv-bitmanip are comparing it to the libraries listed below

• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated 2 years ago
• openhwgroup / cv32e40s

  View on GitHub
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆156Oct 31, 2024Updated last year
• riscv / riscv-crypto

  View on GitHub
  RISC-V cryptography extensions standardisation work.
  ☆406Updated this week
• riscv / riscv-p-spec

  View on GitHub
  RISC-V Packed SIMD Extension
  ☆159Updated this week
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆208Feb 27, 2026Updated last week
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆89Aug 26, 2025Updated 6 months ago
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆505Mar 1, 2026Updated last week
• riscv / riscv-arch-test

  View on GitHub
  ☆652Updated this week
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆177Updated this week
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆842Updated this week
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆672Updated this week
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆287Feb 27, 2026Updated last week
• riscv / riscv-plic-spec

  View on GitHub
  PLIC Specification
  ☆151Feb 6, 2026Updated last month
• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Feb 27, 2026Updated last week
• riscvarchive / riscv-zicond

  View on GitHub
  The ISA specification for the ZiCondOps extension.
  ☆19Mar 21, 2024Updated last year
• riscvarchive / riscv-v-spec

  View on GitHub
  Working draft of the proposed RISC-V V vector extension
  ☆1,072Mar 17, 2024Updated last year
• pulp-platform / pulp_soc

  View on GitHub
  pulp_soc is the core building component of PULP based SoCs
  ☆83Mar 10, 2025Updated 11 months ago
• cliffordwolf / bextdep

  View on GitHub
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆24Oct 31, 2017Updated 8 years ago
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆687Oct 2, 2025Updated 5 months ago
• mmicko / cross-fpga

  View on GitHub
  Cross compile FPGA tools
  ☆21Jan 4, 2021Updated 5 years ago
• openhwgroup / cvfpu

  View on GitHub
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆571Oct 21, 2025Updated 4 months ago
• openhwgroup / cv32e40x

  View on GitHub
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆259Nov 6, 2024Updated last year
• openhwgroup / cv32e40p

  View on GitHub
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,190May 26, 2025Updated 9 months ago
• riscv-software-src / opensbi

  View on GitHub
  RISC-V Open Source Supervisor Binary Interface
  ☆1,387Feb 25, 2026Updated last week
• SymbioticEDA / riscv-formal

  View on GitHub
  RISC-V Formal Verification Framework
  ☆624Apr 6, 2022Updated 3 years ago
• riscvarchive / configuration-structure

  View on GitHub
  RISC-V Configuration Structure
  ☆41Oct 30, 2024Updated last year
• riscv-collab / riscv-openocd

  View on GitHub
  Fork of OpenOCD that has RISC-V support
  ☆511Oct 9, 2025Updated 4 months ago
• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,028Feb 26, 2026Updated last week
• chipsalliance / Cores-VeeR-EH1

  View on GitHub
  VeeR EH1 core
  ☆929May 29, 2023Updated 2 years ago
• pulp-platform / riscv-dbg

  View on GitHub
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆297Feb 4, 2026Updated last month
• openhwgroup / programs

  View on GitHub
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆225Jan 11, 2026Updated last month
• riscv / riscv-bfloat16

  View on GitHub
  ☆38Jul 9, 2024Updated last year
• grayresearch / CX

  View on GitHub
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Jun 28, 2025Updated 8 months ago
• pulp-platform / snitch

  View on GitHub
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆229Nov 22, 2023Updated 2 years ago
• riscv-software-src / riscv-ctg

  View on GitHub
  ☆41Nov 4, 2024Updated last year
• ucb-bar / riscv-sodor

  View on GitHub
  educational microarchitectures for risc-v isa
  ☆741Sep 1, 2025Updated 6 months ago
• riscv-non-isa / rvv-intrinsic-doc

  View on GitHub
  ☆364Feb 24, 2026Updated last week
• openhwgroup / force-riscv

  View on GitHub
  Instruction Set Generator initially contributed by Futurewei
  ☆306Oct 17, 2023Updated 2 years ago
• riscv / riscv-isa-manual

  View on GitHub
  RISC-V Instruction Set Manual
  ☆4,521Updated this week