riscv-non-isa/riscv-rvv-intrinsic-doc external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscv-non-isa/riscv-rvv-intrinsic-doc

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscv-non-isa/riscv-rvv-intrinsic-doc)

Close

riscv-non-isa / riscv-rvv-intrinsic-docView on GitHubMore

• External links
• Readme badge

☆377Jul 14, 2026Updated last week

Alternatives and similar repositories for riscv-rvv-intrinsic-doc

Users that are interested in riscv-rvv-intrinsic-doc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• riscvarchive / riscv-v-spec

  View on GitHub
  Working draft of the proposed RISC-V V vector extension
  ☆1,088Mar 17, 2024Updated 2 years ago
• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆152Updated this week
• chipsalliance / riscv-vector-tests

  View on GitHub
  Unit tests generator for RVV 1.0
  ☆114May 25, 2026Updated last month
• riscv-non-isa / riscv-c-api-doc

  View on GitHub
  Documentation of the RISC-V C API
  ☆88Updated this week
• RALC88 / riscv-vectorized-benchmark-suite

  View on GitHub
  RiVEC Bencmark Suite
  ☆133Nov 27, 2024Updated last year
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆191Updated this week
• camel-cdr / rvv-bench

  View on GitHub
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆154Jul 9, 2026Updated last week
• riscv / riscv-p-spec

  View on GitHub
  RISC-V Packed SIMD Extension
  ☆176Jul 13, 2026Updated last week
• pulp-platform / ara

  View on GitHub
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆531Jun 8, 2026Updated last month
• XUANTIE-RV / riscv-matrix-extension-spec

  View on GitHub
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆186Apr 1, 2026Updated 3 months ago
• plctlab / plct-gem5

  View on GitHub
  upstream: https://github.com/RALC88/gem5
  ☆33May 30, 2023Updated 3 years ago
• riscv / riscv-bfloat16

  View on GitHub
  ☆40Mar 6, 2026Updated 4 months ago
• plctlab / llvm-project

  View on GitHub
  PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
  ☆160Sep 3, 2025Updated 10 months ago
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆873Updated this week
• Virtual machines for every use case on DigitalOcean • Ad
  Get dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
• rivosinc / gem5

  View on GitHub
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆11Apr 13, 2026Updated 3 months ago
• UCTECHIP / rocket_chip_vpu

  View on GitHub
  ☆11Jan 9, 2021Updated 5 years ago
• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,177Jul 14, 2026Updated last week
• compiler-dev / llvm-rv

  View on GitHub
  Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
  ☆43Dec 21, 2020Updated 5 years ago
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated 2 years ago
• dzaima / intrinsics-viewer

  View on GitHub
  x86-64, ARM, and RVV intrinsics viewer
  ☆81Jun 18, 2026Updated last month
• plctlab / rvv-benchmark

  View on GitHub
  PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
  ☆21Nov 26, 2020Updated 5 years ago
• riscv / riscv-crypto

  View on GitHub
  RISC-V cryptography extensions standardisation work.
  ☆414Mar 7, 2026Updated 4 months ago
• jiegec / rvv-kernels

  View on GitHub
  Implements kernels with RISC-V Vector
  ☆22Mar 24, 2023Updated 3 years ago
• Proton VPN Special Offer - Get 70% off • Ad
  Special partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
• riscv-collab / riscv-gnu-toolchain

  View on GitHub
  GNU toolchain for RISC-V, including GCC
  ☆4,567Jul 15, 2026Updated last week
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆218Mar 20, 2024Updated 2 years ago
• ISRC-CAS / c910-llvm

  View on GitHub
  平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本
  ☆76Mar 15, 2021Updated 5 years ago
• riscv-non-isa / riscv-asm-manual

  View on GitHub
  RISC-V Assembly Programmer's Manual
  ☆1,638Updated this week
• riscv-non-isa / riscv-elf-psabi-doc

  View on GitHub
  A RISC-V ELF psABI Document
  ☆853Updated this week
• FeddrickAquino / sse2rvv

  View on GitHub
  ☆21Feb 16, 2023Updated 3 years ago
• hushenwei2000 / rvv-atg

  View on GitHub
  RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…
  ☆17Apr 3, 2024Updated 2 years ago
• ic-lab-duth / RISC-V-Vector

  View on GitHub
  Vector processor for RISC-V vector ISA
  ☆141Oct 19, 2020Updated 5 years ago
• riscv-stc / riscv-matrix-spec

  View on GitHub
  RISC-V Matrix Specification
  ☆26Dec 2, 2024Updated last year
• Open source password manager - Proton Pass • Ad
  Securely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
• riscv / riscv-arch-test

  View on GitHub
  The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…
  ☆752Updated this week
• riscv-ovpsim / imperas-riscv-tests

  View on GitHub
  ☆201Dec 14, 2023Updated 2 years ago
• brucehoult / rvv_example

  View on GitHub
  Simple demonstration of using the RISC-V Vector extension
  ☆51Apr 18, 2024Updated 2 years ago
• riscv / riscv-isa-manual

  View on GitHub
  RISC-V Instruction Set Manual
  ☆4,726Updated this week
• riscv-stc / riscv-matrix-project

  View on GitHub
  Top project for RISC-V Matrix extension proposal and related opensource implementations.
  ☆38Mar 26, 2024Updated 2 years ago
• ucb-bar / hwacha

  View on GitHub
  Microarchitecture implementation of the decoupled vector-fetch accelerator
  ☆165Jan 25, 2024Updated 2 years ago
• nibrunie / rvv-examples

  View on GitHub
  Example of RISC-V Vector programming
  ☆31Jul 14, 2026Updated last week