☆365Mar 16, 2026Updated this week
Alternatives and similar repositories for riscv-rvv-intrinsic-doc
Users that are interested in riscv-rvv-intrinsic-doc are comparing it to the libraries listed below
Sorting:
- Working draft of the proposed RISC-V V vector extension☆1,072Mar 17, 2024Updated 2 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Updated this week
- Documentation of the RISC-V C API☆82Mar 12, 2026Updated last week
- RiVEC Bencmark Suite☆128Nov 27, 2024Updated last year
- RISC-V Architecture Profiles☆177Mar 13, 2026Updated last week
- RISC-V Packed SIMD Extension☆161Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆165Feb 11, 2025Updated last year
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 4 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆145Jan 27, 2026Updated last month
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 2 years ago
- PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆160Sep 3, 2025Updated 6 months ago
- ☆38Mar 6, 2026Updated 2 weeks ago
- RISC-V Opcodes☆841Mar 14, 2026Updated last week
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Aug 3, 2022Updated 3 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- Spike, a RISC-V ISA Simulator☆3,034Feb 26, 2026Updated 3 weeks ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆44Dec 21, 2020Updated 5 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- RISC-V cryptography extensions standardisation work.☆407Mar 7, 2026Updated 2 weeks ago
- Example of RISC-V Vector programming☆27Sep 4, 2025Updated 6 months ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Mar 20, 2024Updated 2 years ago
- GNU toolchain for RISC-V, including GCC☆4,409Mar 13, 2026Updated last week
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆41Aug 25, 2025Updated 6 months ago
- RISC-V Assembly Programmer's Manual☆1,620Updated this week
- A RISC-V ELF psABI Document☆836Mar 10, 2026Updated last week
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Apr 3, 2024Updated last year
- Simple demonstration of using the RISC-V Vector extension☆50Apr 18, 2024Updated last year
- RISC-V Matrix Specification☆23Dec 2, 2024Updated last year
- Vector processor for RISC-V vector ISA☆140Oct 19, 2020Updated 5 years ago
- ☆660Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆164Jan 25, 2024Updated 2 years ago
- RISC-V Instruction Set Manual☆4,529Mar 14, 2026Updated last week
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Mar 26, 2024Updated last year
- ☆197Dec 14, 2023Updated 2 years ago
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆36Aug 21, 2024Updated last year
- An optimized neural network operator library for chips base on Xuantie CPU.☆99Feb 10, 2026Updated last month