Chisel: A Modern Hardware Design Language
☆4,806Oct 3, 2026Updated this week
Alternatives and similar repositories for chisel
Users that are interested in chisel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,878Sep 13, 2026Updated 3 weeks ago
- Flexible Intermediate Representation for RTL☆746Aug 20, 2024Updated 2 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,164Sep 21, 2026Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,412Updated this week
- A template project for beginning new Chisel work☆708Feb 24, 2026Updated 7 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- Digital Design with Chisel☆940Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,255Sep 11, 2026Updated 3 weeks ago
- Scala based HDL☆2,051Sep 19, 2026Updated 2 weeks ago
- Open-source high-performance RISC-V processor☆7,290Updated this week
- Circuit IR Compilers and Tools☆2,252Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,986Updated this week
- educational microarchitectures for risc-v isa☆757Sep 1, 2025Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,789Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,043Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,283Sep 27, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,144Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,389Sep 7, 2026Updated 3 weeks ago
- Berkeley's Spatial Array Generator☆1,494Updated this week
- Spike, a RISC-V ISA Simulator☆3,240Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- Source files for SiFive's Freedom platforms☆1,147Jul 17, 2026Updated 2 months ago
- Chisel examples and code snippets☆286Aug 1, 2022Updated 4 years ago
- RISC-V Instruction Set Manual☆4,844Updated this week
- ☆393Aug 19, 2026Updated last month
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,854Mar 24, 2021Updated 5 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,949Sep 23, 2026Updated last week
- Build your hardware, easily!☆4,143Updated this week
- Icarus Verilog☆3,670Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,077Updated this week
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,533Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,469Sep 25, 2026Updated last week
- GNU toolchain for RISC-V, including GCC☆4,635Aug 27, 2026Updated last month
- RISC-V SoC designed by students in UCAS☆1,560Sep 22, 2026Updated last week
- RTL, Cmodel, and testbench for NVDLA☆2,173Mar 2, 2022Updated 4 years ago