Chisel: A Modern Hardware Design Language
☆4,588Updated this week
Alternatives and similar repositories for chisel
Users that are interested in chisel are comparing it to the libraries listed below
Sorting:
- Rocket Chip Generator☆3,696Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,108Sep 10, 2024Updated last year
- chisel tutorial exercises and answers☆747Jan 6, 2022Updated 4 years ago
- Digital Design with Chisel☆898Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,143Feb 20, 2026Updated last week
- A template project for beginning new Chisel work☆691Jan 29, 2026Updated 3 weeks ago
- Scala based HDL☆1,924Feb 18, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,079Feb 5, 2026Updated 3 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- Open-source high-performance RISC-V processor☆6,875Updated this week
- Circuit IR Compilers and Tools☆2,044Updated this week
- Yosys Open SYnthesis Suite☆4,293Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,026Feb 11, 2026Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 5 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆997Feb 20, 2026Updated last week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,817Feb 18, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- Spike, a RISC-V ISA Simulator☆3,023Feb 13, 2026Updated 2 weeks ago
- Berkeley's Spatial Array Generator☆1,225Updated this week
- RISC-V Instruction Set Manual☆4,500Feb 20, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- Build your hardware, easily!☆3,739Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,771Feb 17, 2026Updated last week
- Icarus Verilog☆3,338Updated this week
- Chisel examples and code snippets☆268Aug 1, 2022Updated 3 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,255Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,814Mar 24, 2021Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- ☆367Sep 12, 2025Updated 5 months ago
- GNU toolchain for RISC-V, including GCC☆4,368Feb 13, 2026Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,253Oct 1, 2025Updated 4 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- VeeR EH1 core☆927May 29, 2023Updated 2 years ago