Alternatives and similar repositories for chisel

Users that are interested in chisel are comparing it to the libraries listed below

• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,650Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,897Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,040Updated 3 weeks ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,075Updated last week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,951Updated 2 weeks ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,261Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,733Updated last week
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,095Updated last year
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆739Updated 3 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,459Updated 5 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆889Updated last month
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,969Updated this week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆749Updated last year
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆983Updated 6 months ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,856Updated last year
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,362Updated last year
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,172Updated 3 years ago
• vortexgpgpu / vortex
  ☆1,829Updated last week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,490Updated 3 weeks ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,060Updated last year
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,198Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,712Updated this week
• steveicarus / iverilog
  Icarus Verilog
  ☆3,257Updated last week
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆2,164Updated last year
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆677Updated 3 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,711Updated last week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆728Updated 3 months ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,604Updated 4 years ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,179Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,574Updated this week