Chisel: A Modern Hardware Design Language
☆4,728Jul 18, 2026Updated this week
Alternatives and similar repositories for chisel
Users that are interested in chisel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,818Jun 2, 2026Updated last month
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,141Sep 10, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,336Updated this week
- A template project for beginning new Chisel work☆704Feb 24, 2026Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- chisel tutorial exercises and answers☆755Jan 6, 2022Updated 4 years ago
- Digital Design with Chisel☆923Updated this week
- Scala based HDL☆2,020Jun 20, 2026Updated 3 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,199Updated this week
- Open-source high-performance RISC-V processor☆7,147Updated this week
- Circuit IR Compilers and Tools☆2,195Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,748Updated this week
- educational microarchitectures for risc-v isa☆752Sep 1, 2025Updated 10 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆616Aug 9, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,601Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,027Jun 26, 2026Updated 3 weeks ago
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,194Feb 11, 2026Updated 5 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,023Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,266Jun 27, 2024Updated 2 years ago
- Spike, a RISC-V ISA Simulator☆3,176Updated this week
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Berkeley's Spatial Array Generator☆1,401Jun 30, 2026Updated 2 weeks ago
- Chisel examples and code snippets☆285Aug 1, 2022Updated 3 years ago
- RISC-V Instruction Set Manual☆4,724Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,848Mar 24, 2021Updated 5 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,891Jun 22, 2026Updated 3 weeks ago
- ☆386Jun 14, 2026Updated last month
- Build your hardware, easily!☆3,997Updated this week
- Icarus Verilog☆3,541Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,973Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,446Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,434Jul 2, 2026Updated 2 weeks ago
- GNU toolchain for RISC-V, including GCC☆4,567Updated this week
- RISC-V SoC designed by students in UCAS☆1,536Jun 5, 2026Updated last month
- RTL, Cmodel, and testbench for NVDLA☆2,120Mar 2, 2022Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,584May 12, 2026Updated 2 months ago