Chisel: A Modern Hardware Design Language
☆4,785Sep 11, 2026Updated this week
Alternatives and similar repositories for chisel
Users that are interested in chisel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,866Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,158Sep 10, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,387Updated this week
- A template project for beginning new Chisel work☆708Feb 24, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- Digital Design with Chisel☆938Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,236Updated this week
- Scala based HDL☆2,039Updated this week
- Open-source high-performance RISC-V processor☆7,256Updated this week
- Circuit IR Compilers and Tools☆2,240Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,931Updated this week
- educational microarchitectures for risc-v isa☆754Sep 1, 2025Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,756Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,041Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,261Sep 8, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,115Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,384Sep 7, 2026Updated last week
- Berkeley's Spatial Array Generator☆1,467Updated this week
- Spike, a RISC-V ISA Simulator☆3,230Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- Source files for SiFive's Freedom platforms☆1,147Jul 17, 2026Updated last month
- Chisel examples and code snippets☆286Aug 1, 2022Updated 4 years ago
- RISC-V Instruction Set Manual☆4,816Updated this week
- ☆393Aug 19, 2026Updated 3 weeks ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,853Mar 24, 2021Updated 5 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,937Updated this week
- Build your hardware, easily!☆4,108Updated this week
- Icarus Verilog☆3,636Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,059Updated this week
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,504Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,458Updated this week
- GNU toolchain for RISC-V, including GCC☆4,611Aug 27, 2026Updated 2 weeks ago
- RISC-V SoC designed by students in UCAS☆1,549Sep 7, 2026Updated last week
- RTL, Cmodel, and testbench for NVDLA☆2,154Mar 2, 2022Updated 4 years ago