Chisel: A Modern Hardware Design Language
☆4,749Aug 6, 2026Updated this week
Alternatives and similar repositories for chisel
Users that are interested in chisel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,838Jun 2, 2026Updated 2 months ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,147Sep 10, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,349Jul 29, 2026Updated last week
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 5 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- Digital Design with Chisel☆925Jul 21, 2026Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,211Jul 22, 2026Updated 2 weeks ago
- Scala based HDL☆2,025Updated this week
- Open-source high-performance RISC-V processor☆7,177Updated this week
- Circuit IR Compilers and Tools☆2,211Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,821Updated this week
- educational microarchitectures for risc-v isa☆752Sep 1, 2025Updated 11 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,653Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,032Jun 26, 2026Updated last month
- A Library of Chisel3 Tools for Digital Signal Processing☆249Apr 29, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,217Feb 11, 2026Updated 5 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,059Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,307Jul 31, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,186Updated this week
- Berkeley's Spatial Array Generator☆1,416Jun 30, 2026Updated last month
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Source files for SiFive's Freedom platforms☆1,145Jul 17, 2026Updated 3 weeks ago
- Chisel examples and code snippets☆284Aug 1, 2022Updated 4 years ago
- RISC-V Instruction Set Manual☆4,748Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,904Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,850Mar 24, 2021Updated 5 years ago
- ☆388Jun 14, 2026Updated last month
- Build your hardware, easily!☆4,035Updated this week
- Icarus Verilog☆3,576Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,003Jul 28, 2026Updated last week
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,469Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,444Updated this week
- GNU toolchain for RISC-V, including GCC☆4,582Jul 15, 2026Updated 3 weeks ago
- RISC-V SoC designed by students in UCAS☆1,542Jun 5, 2026Updated 2 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,134Mar 2, 2022Updated 4 years ago