chipsalliance / chiselLinks
Chisel: A Modern Hardware Design Language
☆4,518Updated this week
Alternatives and similar repositories for chisel
Users that are interested in chisel are comparing it to the libraries listed below
Sorting:
- Rocket Chip Generator☆3,654Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,042Updated last week
- Scala based HDL☆1,901Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,970Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,087Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,275Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,748Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,098Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,461Updated 5 months ago
- Spike, a RISC-V ISA Simulator☆2,981Updated this week
- chisel tutorial exercises and answers☆739Updated 4 years ago
- Digital Design with Chisel☆889Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,869Updated last year
- Flexible Intermediate Representation for RTL☆749Updated last year
- Yosys Open SYnthesis Suite☆4,220Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,172Updated 3 years ago
- Circuit IR Compilers and Tools☆1,988Updated this week
- A small, light weight, RISC CPU soft core☆1,494Updated 3 weeks ago
- OpenXuantie - OpenC910 Core☆1,366Updated last year
- SERV - The SErial RISC-V CPU☆1,723Updated 3 weeks ago
- Build your hardware, easily!☆3,660Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,728Updated 2 weeks ago
- Working draft of the proposed RISC-V V vector extension☆1,060Updated last year
- educational microarchitectures for risc-v isa☆728Updated 4 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆983Updated 6 months ago
- RISC-V CPU Core (RV32IM)☆1,608Updated 4 years ago
- Icarus Verilog☆3,277Updated last week
- A template project for beginning new Chisel work☆683Updated 3 months ago
- ☆1,102Updated last month
- ☆1,846Updated this week