Chisel: A Modern Hardware Design Language
☆4,626Apr 3, 2026Updated this week
Alternatives and similar repositories for chisel
Users that are interested in chisel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,732Feb 25, 2026Updated last month
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,122Sep 10, 2024Updated last year
- chisel tutorial exercises and answers☆749Jan 6, 2022Updated 4 years ago
- A template project for beginning new Chisel work☆696Feb 24, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Digital Design with Chisel☆902Mar 19, 2026Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,202Updated this week
- Scala based HDL☆1,960Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,119Mar 11, 2026Updated 3 weeks ago
- Open-source high-performance RISC-V processor☆6,958Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,490Mar 31, 2026Updated last week
- Circuit IR Compilers and Tools☆2,075Apr 1, 2026Updated last week
- educational microarchitectures for risc-v isa☆743Sep 1, 2025Updated 7 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,007Mar 9, 2026Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆4,385Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,095Feb 11, 2026Updated last month
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,873Mar 23, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,077Jun 27, 2024Updated last year
- Spike, a RISC-V ISA Simulator☆3,053Updated this week
- Berkeley's Spatial Array Generator☆1,265Mar 29, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Chisel examples and code snippets☆275Aug 1, 2022Updated 3 years ago
- Chisel/Firrtl execution engine☆156Aug 21, 2024Updated last year
- RISC-V Instruction Set Manual☆4,559Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,831Mar 24, 2021Updated 5 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,824Feb 17, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,804Mar 13, 2026Updated 3 weeks ago
- Icarus Verilog☆3,392Mar 28, 2026Updated last week
- Build your hardware, easily!☆3,817Updated this week
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- cocotb: Python-based chip (RTL) verification☆2,312Updated this week
- ☆369Sep 12, 2025Updated 6 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,401Feb 13, 2026Updated last month
- GNU toolchain for RISC-V, including GCC☆4,424Mar 28, 2026Updated last week
- RISC-V SoC designed by students in UCAS☆1,519Jan 14, 2026Updated 2 months ago
- VeeR EH1 core☆933May 29, 2023Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,276Updated this week