Chisel: A Modern Hardware Design Language
☆4,822Oct 23, 2026Updated this week
Alternatives and similar repositories for chisel
Users that are interested in chisel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,893Sep 13, 2026Updated last month
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,168Sep 21, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,432Oct 17, 2026Updated last week
- A template project for beginning new Chisel work☆709Feb 24, 2026Updated 8 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Digital Design with Chisel☆943Updated this week
- chisel tutorial exercises and answers☆758Jan 6, 2022Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,268Oct 8, 2026Updated 2 weeks ago
- Scala based HDL☆2,053Updated this week
- Circuit IR Compilers and Tools☆2,267Updated this week
- Open-source high-performance RISC-V processor☆7,345Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,037Updated this week
- educational microarchitectures for risc-v isa☆758Sep 1, 2025Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Yosys Open SYnthesis Suite☆4,841Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,055Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,298Oct 13, 2026Updated last week
- A Library of Chisel3 Tools for Digital Signal Processing☆251Apr 29, 2024Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,168Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,392Sep 7, 2026Updated last month
- Spike, a RISC-V ISA Simulator☆3,264Updated this week
- Berkeley's Spatial Array Generator☆1,533Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Source files for SiFive's Freedom platforms☆1,148Jul 17, 2026Updated 3 months ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- Chisel examples and code snippets☆288Aug 1, 2022Updated 4 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,135Updated this week
- cocotb: Python-based chip (RTL) verification☆2,552Updated this week
- RISC-V Instruction Set Manual☆4,864Updated this week
- Build your hardware, easily!☆4,173Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,970Sep 23, 2026Updated last month
- Icarus Verilog☆3,692Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,854Mar 24, 2021Updated 5 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Updated this week
- ☆394Aug 19, 2026Updated 2 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,193Mar 2, 2022Updated 4 years ago
- GNU toolchain for RISC-V, including GCC☆4,652Updated this week
- The official repository for the gem5 computer-system architecture simulator.☆2,891Updated this week
- Random instruction generator for RISC-V processor verification☆1,370Updated this week