chipsalliance / chiselLinks
Chisel: A Modern Hardware Design Language
☆4,426Updated this week
Alternatives and similar repositories for chisel
Users that are interested in chisel are comparing it to the libraries listed below
Sorting:
- Rocket Chip Generator☆3,566Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,979Updated 5 months ago
- Scala based HDL☆1,853Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,986Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,886Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,628Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,065Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,416Updated 2 months ago
- chisel tutorial exercises and answers☆735Updated 3 years ago
- Digital Design with Chisel☆861Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,092Updated this week
- Flexible Intermediate Representation for RTL☆747Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,703Updated last year
- Spike, a RISC-V ISA Simulator☆2,849Updated this week
- Yosys Open SYnthesis Suite☆4,062Updated this week
- Build your hardware, easily!☆3,533Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,167Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆967Updated 3 months ago
- OpenXuantie - OpenC910 Core☆1,326Updated last year
- GPGPU microprocessor architecture☆2,124Updated 11 months ago
- educational microarchitectures for risc-v isa☆718Updated last month
- A small, light weight, RISC CPU soft core☆1,466Updated last month
- The Ultra-Low Power RISC-V Core☆1,617Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,636Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,101Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,768Updated 4 years ago
- Circuit IR Compilers and Tools☆1,917Updated this week
- SERV - The SErial RISC-V CPU☆1,655Updated 2 weeks ago
- Icarus Verilog☆3,174Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆995Updated last month