chipsalliance / chiselLinks
Chisel: A Modern Hardware Design Language
☆4,356Updated last week
Alternatives and similar repositories for chisel
Users that are interested in chisel are comparing it to the libraries listed below
Sorting:
- Rocket Chip Generator☆3,503Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,949Updated 3 months ago
- Scala based HDL☆1,833Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,922Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,571Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,056Updated 10 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,016Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,842Updated last month
- chisel tutorial exercises and answers☆736Updated 3 years ago
- Spike, a RISC-V ISA Simulator☆2,780Updated this week
- Flexible Intermediate Representation for RTL☆748Updated 11 months ago
- Digital Design with Chisel☆852Updated last month
- RISC-V Tools (ISA Simulator and Tests)☆1,171Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆952Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,378Updated 3 weeks ago
- educational microarchitectures for risc-v isa☆718Updated 4 months ago
- Working draft of the proposed RISC-V V vector extension☆1,037Updated last year
- Yosys Open SYnthesis Suite☆3,967Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,751Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,609Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,600Updated last week
- RISC-V Instruction Set Manual☆4,186Updated this week
- OpenXuantie - OpenC910 Core☆1,296Updated last year
- A small, light weight, RISC CPU soft core☆1,439Updated 6 months ago
- A template project for beginning new Chisel work☆658Updated 2 months ago
- Icarus Verilog☆3,112Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,101Updated 2 months ago
- GPGPU microprocessor architecture☆2,100Updated 8 months ago
- The Ultra-Low Power RISC-V Core☆1,552Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,091Updated 5 months ago