chipsalliance / chiselLinks
Chisel: A Modern Hardware Design Language
☆4,324Updated last week
Alternatives and similar repositories for chisel
Users that are interested in chisel are comparing it to the libraries listed below
Sorting:
- Rocket Chip Generator☆3,489Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,934Updated 2 months ago
- Scala based HDL☆1,819Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,893Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆2,986Updated this week
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,543Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,050Updated 10 months ago
- Digital Design with Chisel☆845Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,817Updated last week
- Spike, a RISC-V ISA Simulator☆2,747Updated this week
- chisel tutorial exercises and answers☆736Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,569Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,362Updated last week
- Icarus Verilog☆3,090Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,170Updated 2 years ago
- Flexible Intermediate Representation for RTL☆747Updated 10 months ago
- Yosys Open SYnthesis Suite☆3,918Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆945Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,581Updated last week
- A small, light weight, RISC CPU soft core☆1,428Updated 5 months ago
- educational microarchitectures for risc-v isa☆716Updated 4 months ago
- OpenXuantie - OpenC910 Core☆1,287Updated last year
- SERV - The SErial RISC-V CPU☆1,611Updated last month
- RISC-V CPU Core (RV32IM)☆1,496Updated 3 years ago
- A template project for beginning new Chisel work☆652Updated last month
- cocotb: Python-based chip (RTL) verification☆2,025Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,090Updated last month
- ☆1,033Updated last month
- The Ultra-Low Power RISC-V Core☆1,540Updated 9 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,739Updated 4 years ago