chipsalliance / chisel
Chisel: A Modern Hardware Design Language
☆4,007Updated this week
Related projects ⓘ
Alternatives and complementary repositories for chisel
- Rocket Chip Generator☆3,266Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,749Updated last month
- Scala based HDL☆1,671Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,658Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,515Updated last week
- chisel tutorial exercises and answers☆696Updated 2 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆981Updated 2 months ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,291Updated this week
- Flexible Intermediate Representation for RTL☆731Updated 3 months ago
- Source files for SiFive's Freedom platforms☆1,114Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆2,572Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆889Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,126Updated last week
- Digital Design with Chisel☆771Updated 2 weeks ago
- GPGPU microprocessor architecture☆2,009Updated 2 weeks ago
- RISC-V Tools (ISA Simulator and Tests)☆1,144Updated last year
- Build your hardware, easily!☆3,015Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,160Updated 4 months ago
- Spike, a RISC-V ISA Simulator☆2,450Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,381Updated this week
- educational microarchitectures for risc-v isa☆688Updated 3 months ago
- A template project for beginning new Chisel work☆589Updated 5 months ago
- A small, light weight, RISC CPU soft core☆1,305Updated last month
- OpenXuantie - OpenC910 Core☆1,168Updated 4 months ago
- An open-source microcontroller system based on RISC-V☆899Updated 9 months ago
- RISC-V Cores, SoC platforms and SoCs☆841Updated 3 years ago
- Working draft of the proposed RISC-V V vector extension☆973Updated 8 months ago
- SERV - The SErial RISC-V CPU☆1,444Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆852Updated 2 weeks ago
- RISC-V CPU Core (RV32IM)☆1,278Updated 3 years ago