Alternatives and similar repositories for chisel

Users that are interested in chisel are comparing it to the libraries listed below

• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,640Updated 3 months ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,031Updated last week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,893Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,069Updated 2 weeks ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,939Updated last week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,233Updated this week
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,090Updated last year
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,722Updated last week
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,961Updated this week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆882Updated 3 weeks ago
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆739Updated 3 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,454Updated 5 months ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,830Updated last year
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆749Updated last year
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆980Updated 6 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,485Updated last week
• steveicarus / iverilog
  Icarus Verilog
  ☆3,253Updated last week
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,171Updated 2 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,704Updated 2 weeks ago
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,174Updated last week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,175Updated last week
• llvm / circt
  Circuit IR Compilers and Tools
  ☆1,975Updated this week
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,357Updated last year
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆1,028Updated last week
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆674Updated 2 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,707Updated last week
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,056Updated last year
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,930Updated this week
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,672Updated 4 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆727Updated 3 months ago