Chisel: A Modern Hardware Design Language
☆4,644Apr 26, 2026Updated this week
Alternatives and similar repositories for chisel
Users that are interested in chisel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,744Updated this week
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,125Sep 10, 2024Updated last year
- chisel tutorial exercises and answers☆751Jan 6, 2022Updated 4 years ago
- A template project for beginning new Chisel work☆697Feb 24, 2026Updated 2 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Digital Design with Chisel☆909Apr 16, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,226Apr 20, 2026Updated last week
- Scala based HDL☆1,977Apr 18, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,142Mar 11, 2026Updated last month
- Open-source high-performance RISC-V processor☆6,991Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,552Apr 21, 2026Updated last week
- Circuit IR Compilers and Tools☆2,092Updated this week
- educational microarchitectures for risc-v isa☆745Sep 1, 2025Updated 7 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple RISC-V 3-stage Pipeline in Chisel☆607Aug 9, 2024Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,010Mar 9, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,416Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,125Feb 11, 2026Updated 2 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆246Apr 29, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,906Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,121Jun 27, 2024Updated last year
- Spike, a RISC-V ISA Simulator☆3,079Updated this week
- Berkeley's Spatial Array Generator☆1,286Mar 29, 2026Updated 3 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Chisel examples and code snippets☆277Aug 1, 2022Updated 3 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- RISC-V Instruction Set Manual☆4,588Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,838Mar 24, 2021Updated 5 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,824Mar 13, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,859Apr 14, 2026Updated 2 weeks ago
- Icarus Verilog☆3,413Apr 15, 2026Updated last week
- Build your hardware, easily!☆3,851Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- cocotb: Python-based chip (RTL) verification☆2,339Updated this week
- ☆371Sep 12, 2025Updated 7 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated 2 months ago
- GNU toolchain for RISC-V, including GCC☆4,456Updated this week
- RISC-V SoC designed by students in UCAS☆1,524Jan 14, 2026Updated 3 months ago
- Random instruction generator for RISC-V processor verification☆1,288Apr 3, 2026Updated 3 weeks ago
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago