Chisel: A Modern Hardware Design Language
☆4,672Jun 3, 2026Updated this week
Alternatives and similar repositories for chisel
Users that are interested in chisel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,783Updated this week
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,138Sep 10, 2024Updated last year
- chisel tutorial exercises and answers☆753Jan 6, 2022Updated 4 years ago
- A template project for beginning new Chisel work☆701Feb 24, 2026Updated 3 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Digital Design with Chisel☆918Apr 30, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,280Updated this week
- Scala based HDL☆1,996Jun 2, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,170Mar 11, 2026Updated 2 months ago
- Open-source high-performance RISC-V processor☆7,049Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,654Updated this week
- Circuit IR Compilers and Tools☆2,148Updated this week
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 9 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple RISC-V 3-stage Pipeline in Chisel☆612Aug 9, 2024Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,018May 30, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,513Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 3 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆249Apr 29, 2024Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,188Jun 27, 2024Updated last year
- Spike, a RISC-V ISA Simulator☆3,136Jun 1, 2026Updated last week
- Berkeley's Spatial Array Generator☆1,342Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Chisel examples and code snippets☆279Aug 1, 2022Updated 3 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- RISC-V Instruction Set Manual☆4,653Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,843Mar 24, 2021Updated 5 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,854Mar 13, 2026Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Updated this week
- Icarus Verilog☆3,478Jun 1, 2026Updated last week
- Build your hardware, easily!☆3,912Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- ☆382Sep 12, 2025Updated 8 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 3 weeks ago
- GNU toolchain for RISC-V, including GCC☆4,520Updated this week
- RISC-V SoC designed by students in UCAS☆1,532Updated this week
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- Random instruction generator for RISC-V processor verification☆1,309Apr 3, 2026Updated 2 months ago