Chisel: A Modern Hardware Design Language
☆4,680Jun 4, 2026Updated last week
Alternatives and similar repositories for chisel
Users that are interested in chisel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,792Jun 2, 2026Updated last week
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,138Sep 10, 2024Updated last year
- chisel tutorial exercises and answers☆753Jan 6, 2022Updated 4 years ago
- A template project for beginning new Chisel work☆701Feb 24, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Digital Design with Chisel☆920Apr 30, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,280Jun 3, 2026Updated last week
- Scala based HDL☆1,996Jun 2, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,174Mar 11, 2026Updated 3 months ago
- Open-source high-performance RISC-V processor☆7,068Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,654Jun 4, 2026Updated last week
- Circuit IR Compilers and Tools☆2,159Updated this week
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 9 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple RISC-V 3-stage Pipeline in Chisel☆612Aug 9, 2024Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,019Updated this week
- Yosys Open SYnthesis Suite☆4,513Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 4 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆249Apr 29, 2024Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- Spike, a RISC-V ISA Simulator☆3,136Jun 1, 2026Updated last week
- Berkeley's Spatial Array Generator☆1,342Jun 6, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Chisel examples and code snippets☆281Aug 1, 2022Updated 3 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- RISC-V Instruction Set Manual☆4,653Jun 6, 2026Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,845Mar 24, 2021Updated 5 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,858Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week
- Icarus Verilog☆3,478Jun 1, 2026Updated last week
- Build your hardware, easily!☆3,927Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- ☆382Sep 12, 2025Updated 9 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last month
- GNU toolchain for RISC-V, including GCC☆4,520Jun 6, 2026Updated last week
- RISC-V SoC designed by students in UCAS☆1,532Jun 5, 2026Updated last week
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- Random instruction generator for RISC-V processor verification☆1,310Apr 3, 2026Updated 2 months ago