Chisel: A Modern Hardware Design Language
☆4,661May 17, 2026Updated this week
Alternatives and similar repositories for chisel
Users that are interested in chisel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,768Apr 21, 2026Updated 3 weeks ago
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,133Sep 10, 2024Updated last year
- chisel tutorial exercises and answers☆752Jan 6, 2022Updated 4 years ago
- A template project for beginning new Chisel work☆698Feb 24, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Digital Design with Chisel☆914Apr 30, 2026Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,251Apr 29, 2026Updated 2 weeks ago
- Scala based HDL☆1,984May 9, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,161Mar 11, 2026Updated 2 months ago
- Open-source high-performance RISC-V processor☆7,023Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,604May 12, 2026Updated last week
- Circuit IR Compilers and Tools☆2,129Updated this week
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 8 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple RISC-V 3-stage Pipeline in Chisel☆609Aug 9, 2024Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,015Updated this week
- Yosys Open SYnthesis Suite☆4,443Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,142Feb 11, 2026Updated 3 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,939Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- Spike, a RISC-V ISA Simulator☆3,105Updated this week
- Berkeley's Spatial Array Generator☆1,306Mar 29, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Chisel examples and code snippets☆279Aug 1, 2022Updated 3 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- RISC-V Instruction Set Manual☆4,618Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,841Mar 24, 2021Updated 5 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,875May 7, 2026Updated last week
- Icarus Verilog☆3,443May 13, 2026Updated last week
- Build your hardware, easily!☆3,884Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- cocotb: Python-based chip (RTL) verification☆2,371Updated this week
- ☆379Sep 12, 2025Updated 8 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last week
- GNU toolchain for RISC-V, including GCC☆4,489May 6, 2026Updated 2 weeks ago
- RISC-V SoC designed by students in UCAS☆1,527Apr 28, 2026Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,298Apr 3, 2026Updated last month
- VeeR EH1 core☆942May 29, 2023Updated 2 years ago