Chisel: A Modern Hardware Design Language
☆4,691Jun 23, 2026Updated this week
Alternatives and similar repositories for chisel
Users that are interested in chisel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,798Jun 2, 2026Updated 3 weeks ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,138Sep 10, 2024Updated last year
- chisel tutorial exercises and answers☆753Jan 6, 2022Updated 4 years ago
- A template project for beginning new Chisel work☆702Feb 24, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Digital Design with Chisel☆923Jun 15, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,299Updated this week
- Scala based HDL☆2,009Jun 20, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,186Updated this week
- Open-source high-performance RISC-V processor☆7,081Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,700Updated this week
- Circuit IR Compilers and Tools☆2,168Updated this week
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 9 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple RISC-V 3-stage Pipeline in Chisel☆615Aug 9, 2024Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,020Updated this week
- Yosys Open SYnthesis Suite☆4,553Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,177Feb 11, 2026Updated 4 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,222Jun 27, 2024Updated 2 years ago
- Spike, a RISC-V ISA Simulator☆3,154Updated this week
- Berkeley's Spatial Array Generator☆1,365Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Chisel examples and code snippets☆282Aug 1, 2022Updated 3 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- RISC-V Instruction Set Manual☆4,685Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,846Mar 24, 2021Updated 5 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,872Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 2 weeks ago
- Icarus Verilog☆3,507Updated this week
- Build your hardware, easily!☆3,963Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- cocotb: Python-based chip (RTL) verification☆2,422Updated this week
- ☆385Jun 14, 2026Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,426Jun 17, 2026Updated last week
- GNU toolchain for RISC-V, including GCC☆4,543Jun 6, 2026Updated 3 weeks ago
- RISC-V SoC designed by students in UCAS☆1,534Jun 5, 2026Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,316Apr 3, 2026Updated 2 months ago
- VeeR EH1 core☆950May 29, 2023Updated 3 years ago