Alternatives and similar repositories for chisel

Users that are interested in chisel are comparing it to the libraries listed below

• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,627Updated 3 months ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,019Updated 6 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,889Updated last week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,052Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,920Updated last month
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,697Updated this week
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,086Updated last year
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,944Updated this week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆878Updated last week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,205Updated this week
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆736Updated 3 years ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆748Updated last year
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,151Updated last week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,800Updated last year
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,444Updated 4 months ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,170Updated 2 years ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,480Updated 3 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,686Updated last week
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,347Updated last year
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆671Updated 2 months ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,589Updated 4 years ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆726Updated 3 months ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,128Updated last month
• steveicarus / iverilog
  Icarus Verilog
  ☆3,244Updated last week
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,053Updated last year
• riscv-software-src / riscv-tests
  ☆1,087Updated last week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆978Updated 5 months ago
• vortexgpgpu / vortex
  ☆1,794Updated last week
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆4,376Updated this week
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,656Updated 3 months ago