Alternatives and similar repositories for chisel

Users that are interested in chisel are comparing it to the libraries listed below

• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,549Updated 2 weeks ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,969Updated 4 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,848Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,959Updated last week
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,611Updated this week
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,823Updated last week
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,066Updated last year
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,872Updated 2 months ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,062Updated this week
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆736Updated 3 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆859Updated this week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆747Updated last year
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,667Updated last year
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,459Updated last month
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,403Updated 2 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆718Updated 2 weeks ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,314Updated last year
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,171Updated 2 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,628Updated 2 weeks ago
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,016Updated this week
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,489Updated last week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,075Updated this week
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,046Updated last year
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆962Updated 3 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,641Updated 3 months ago
• riscv-software-src / riscv-tests
  ☆1,053Updated 3 months ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,537Updated 3 years ago
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆661Updated 3 months ago
• llvm / circt
  Circuit IR Compilers and Tools
  ☆1,899Updated this week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆894Updated 4 years ago