riscvarchive / riscv-code-size-reductionLinks
☆150Updated last year
Alternatives and similar repositories for riscv-code-size-reduction
Users that are interested in riscv-code-size-reduction are comparing it to the libraries listed below
Sorting:
- RISC-V Processor Trace Specification☆182Updated 2 weeks ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆268Updated this week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- ☆86Updated 3 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆211Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆152Updated 3 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆238Updated 6 months ago
- RISC-V Packed SIMD Extension☆146Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last week
- RISC-V Torture Test☆195Updated 10 months ago
- RISC-V IOMMU Specification☆118Updated 3 weeks ago
- ☆175Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- ☆89Updated 2 months ago
- PLIC Specification☆140Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- RISC-V Architecture Profiles☆150Updated 3 months ago
- ☆135Updated last year
- RISC-V architecture concurrency model litmus tests☆78Updated last week
- The main Embench repository☆281Updated 9 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆108Updated last week
- ☆80Updated 2 months ago
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- Documentation of the RISC-V C API☆76Updated 3 weeks ago