riscvarchive / riscv-code-size-reductionLinks
☆147Updated last year
Alternatives and similar repositories for riscv-code-size-reduction
Users that are interested in riscv-code-size-reduction are comparing it to the libraries listed below
Sorting:
- RISC-V Processor Trace Specification☆194Updated 3 weeks ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆214Updated last year
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆280Updated last week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- ☆89Updated last month
- ☆96Updated last month
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆159Updated 3 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- RISC-V Packed SIMD Extension☆152Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 5 months ago
- RISC-V IOMMU Specification☆136Updated last week
- RISC-V Architecture Profiles☆166Updated last month
- RISC-V Torture Test☆200Updated last year
- PLIC Specification☆149Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- The main Embench repository☆292Updated last year
- ☆50Updated last month
- ☆190Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated last month
- ☆86Updated 4 months ago
- ☆61Updated 4 years ago
- RISC-V Profiles and Platform Specification☆114Updated 2 years ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆306Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆277Updated last week
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago