riscvarchive / riscv-code-size-reductionLinks
☆149Updated last year
Alternatives and similar repositories for riscv-code-size-reduction
Users that are interested in riscv-code-size-reduction are comparing it to the libraries listed below
Sorting:
- RISC-V Processor Trace Specification☆191Updated this week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆272Updated last week
- Working draft of the proposed RISC-V Bitmanipulation extension☆214Updated last year
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Updated this week
- ☆89Updated 3 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 8 months ago
- RISC-V Packed SIMD Extension☆150Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆147Updated 9 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆159Updated 5 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆240Updated 8 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 2 months ago
- RISC-V IOMMU Specification☆125Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆300Updated 2 weeks ago
- RISC-V Torture Test☆195Updated last year
- RISC-V Architecture Profiles☆160Updated 5 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated last month
- PLIC Specification☆144Updated 2 years ago
- ☆182Updated last year
- ☆92Updated this week
- Instruction Set Generator initially contributed by Futurewei☆290Updated last year
- ☆84Updated 4 months ago
- The main Embench repository☆287Updated 11 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated this week
- ☆62Updated 4 years ago
- ☆49Updated 2 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆265Updated 3 months ago
- ☆85Updated last month