☆144Feb 29, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-code-size-reduction
Users that are interested in riscv-code-size-reduction are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V cryptography extensions standardisation work.☆410Mar 7, 2026Updated 7 months ago
- ☆43Nov 4, 2024Updated last year
- RISC-V Debug Specification Standard☆530Aug 26, 2026Updated last month
- Working draft of the proposed RISC-V Bitmanipulation extension☆221Mar 20, 2024Updated 2 years ago
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Oct 5, 2026Updated last week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆302Oct 5, 2026Updated last week
- ☆90Aug 26, 2025Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆231Jan 11, 2026Updated 9 months ago
- ☆12Feb 15, 2024Updated 2 years ago
- ☆35Nov 4, 2024Updated last year
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 2 months ago
- RISC-V Opcodes☆884Sep 18, 2026Updated 3 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆798Updated this week
- RISC-V Packed SIMD Extension☆183Oct 4, 2026Updated last week
- RISC-V Processor Trace Specification☆223Oct 5, 2026Updated last week
- RISC-V Profiles and Platform Specification☆116Sep 6, 2023Updated 3 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆284Nov 6, 2024Updated last year
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 2 months ago
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆152Jul 7, 2022Updated 4 years ago
- Sail RISC-V model☆779Updated this week
- ☆38Sep 15, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,312Oct 1, 2026Updated last week
- The ISA specification for the ZiCondOps extension.☆18Mar 21, 2024Updated 2 years ago
- The main Embench repository☆337Feb 13, 2026Updated 8 months ago
- VeeR EH2 core☆281Oct 6, 2026Updated last week
- ☆381Sep 30, 2026Updated last week
- VeeR EL2 Core☆346Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆330Sep 15, 2026Updated 3 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆728Sep 14, 2026Updated 3 weeks ago
- Working draft of the proposed RISC-V V vector extension☆1,088Mar 17, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆122Sep 24, 2025Updated last year
- CHERI-RISC-V model written in Sail☆69Updated this week
- RISC-V Proxy Kernel☆710Oct 2, 2025Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆95Apr 1, 2026Updated 6 months ago
- Instruction Set Generator initially contributed by Futurewei☆317Oct 17, 2023Updated 2 years ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- Fork of OpenOCD that has RISC-V support☆517Jul 17, 2026Updated 2 months ago