riscvarchive/riscv-code-size-reduction external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscvarchive/riscv-code-size-reduction

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscvarchive/riscv-code-size-reduction)

Close

riscvarchive / riscv-code-size-reductionView on GitHubMore

• External links
• Readme badge

☆148Feb 29, 2024Updated 2 years ago

Alternatives and similar repositories for riscv-code-size-reduction

Users that are interested in riscv-code-size-reduction are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• riscv / riscv-crypto

  View on GitHub
  RISC-V cryptography extensions standardisation work.
  ☆408Mar 7, 2026Updated 2 weeks ago
• riscv-software-src / riscv-ctg

  View on GitHub
  ☆41Nov 4, 2024Updated last year
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆507Mar 14, 2026Updated last week
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆215Mar 20, 2024Updated 2 years ago
• riscv-software-src / riscv-config

  View on GitHub
  RISC-V Configuration Validator
  ☆82Mar 28, 2025Updated 11 months ago
• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated this week
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆290Updated this week
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆89Aug 26, 2025Updated 6 months ago
• openhwgroup / cv32e40s

  View on GitHub
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆156Oct 31, 2024Updated last year
• openhwgroup / programs

  View on GitHub
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆224Jan 11, 2026Updated 2 months ago
• riscvarchive / riscv-zfinx

  View on GitHub
  ☆12Feb 15, 2024Updated 2 years ago
• riscv-software-src / riscv-isac

  View on GitHub
  ☆35Nov 4, 2024Updated last year
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆177Mar 13, 2026Updated last week
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆842Mar 14, 2026Updated last week
• riscv / riscv-arch-test

  View on GitHub
  ☆660Updated this week
• riscv / riscv-p-spec

  View on GitHub
  RISC-V Packed SIMD Extension
  ☆161Updated this week
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆209Updated this week
• riscvarchive / riscv-platform-specs

  View on GitHub
  RISC-V Profiles and Platform Specification
  ☆116Sep 6, 2023Updated 2 years ago
• openhwgroup / cv32e40x

  View on GitHub
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆264Nov 6, 2024Updated last year
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆679Updated this week
• pulp-platform / pulp_soc

  View on GitHub
  pulp_soc is the core building component of PULP based SoCs
  ☆83Mar 10, 2025Updated last year
• riscvarchive / riscv-binutils-gdb

  View on GitHub
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆151Jul 7, 2022Updated 3 years ago
• riscv / virtual-memory

  View on GitHub
  ☆39Sep 15, 2021Updated 4 years ago
• openhwgroup / cv32e40p

  View on GitHub
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,197May 26, 2025Updated 9 months ago
• riscvarchive / riscv-zicond

  View on GitHub
  The ISA specification for the ZiCondOps extension.
  ☆19Mar 21, 2024Updated 2 years ago
• openhwgroup / core-v-xif

  View on GitHub
  RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
  ☆80May 22, 2024Updated last year
• chipsalliance / Cores-VeeR-EH2

  View on GitHub
  ☆261Dec 22, 2022Updated 3 years ago
• embench / embench-iot

  View on GitHub
  The main Embench repository
  ☆308Feb 13, 2026Updated last month
• SanDisk-Open-Source / riscv32-Code-density-test-bench

  View on GitHub
  Density test bench for RISCV - "Compress extension"
  ☆15Jun 21, 2021Updated 4 years ago
• riscv-non-isa / riscv-rvv-intrinsic-doc

  View on GitHub
  ☆365Mar 16, 2026Updated last week
• chipsalliance / Cores-VeeR-EL2

  View on GitHub
  VeeR EL2 Core
  ☆323Mar 12, 2026Updated last week
• pulp-platform / quadrilatero

  View on GitHub
  matrix-coprocessor for RISC-V
  ☆31Feb 27, 2026Updated 3 weeks ago
• pulp-platform / riscv-dbg

  View on GitHub
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆303Feb 4, 2026Updated last month
• riscvarchive / riscv-v-spec

  View on GitHub
  Working draft of the proposed RISC-V V vector extension
  ☆1,072Mar 17, 2024Updated 2 years ago
• zero-day-labs / riscv-iommu

  View on GitHub
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆116Sep 24, 2025Updated 5 months ago
• openhwgroup / core-v-verif

  View on GitHub
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆663Mar 8, 2026Updated 2 weeks ago
• CTSRD-CHERI / sail-cheri-riscv

  View on GitHub
  CHERI-RISC-V model written in Sail
  ☆65Jul 10, 2025Updated 8 months ago
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆689Oct 2, 2025Updated 5 months ago
• openhwgroup / force-riscv

  View on GitHub
  Instruction Set Generator initially contributed by Futurewei
  ☆307Oct 17, 2023Updated 2 years ago