☆148Feb 29, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-code-size-reduction
Users that are interested in riscv-code-size-reduction are comparing it to the libraries listed below
Sorting:
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated last year
- RISC-V cryptography extensions standardisation work.☆402Mar 8, 2024Updated last year
- ☆89Aug 26, 2025Updated 6 months ago
- Working Draft of the RISC-V Debug Specification Standard☆504Feb 5, 2026Updated 3 weeks ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆286Feb 22, 2026Updated last week
- ☆41Nov 4, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Feb 21, 2026Updated last week
- RISC-V Configuration Validator☆82Mar 28, 2025Updated 11 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated last month
- ☆649Updated this week
- RISC-V Architecture Profiles☆175Feb 18, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆259Nov 6, 2024Updated last year
- RISC-V Opcodes☆841Feb 21, 2026Updated last week
- RISC-V Profiles and Platform Specification☆116Sep 6, 2023Updated 2 years ago
- RISC-V Packed SIMD Extension☆159Updated this week
- ☆258Dec 22, 2022Updated 3 years ago
- ☆34Nov 4, 2024Updated last year
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- RISC-V Processor Trace Specification☆207Feb 20, 2026Updated last week
- ☆39Sep 15, 2021Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆297Feb 4, 2026Updated last month
- VeeR EL2 Core☆318Feb 23, 2026Updated last week
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- ☆12Feb 15, 2024Updated 2 years ago
- Sail RISC-V model☆671Updated this week
- The main Embench repository☆307Feb 13, 2026Updated 2 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80May 22, 2024Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆661Updated this week
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- Fork of OpenOCD that has RISC-V support☆510Oct 9, 2025Updated 4 months ago
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆151Jul 7, 2022Updated 3 years ago
- PLIC Specification☆151Feb 6, 2026Updated 3 weeks ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆376Oct 19, 2023Updated 2 years ago
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 5 months ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated last year
- ☆99Feb 24, 2026Updated last week