Alternatives and similar repositories for riscv-isa-manual:

Users that are interested in riscv-isa-manual are comparing it to the libraries listed below

• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,571Updated this week
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆3,724Updated 3 weeks ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,150Updated 2 years ago
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,115Updated this week
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆998Updated 10 months ago
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,479Updated last week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,806Updated this week
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,146Updated this week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆718Updated last week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,659Updated this week
• riscv-software-src / riscv-tests
  ☆937Updated last week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆605Updated last week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,274Updated 7 months ago
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,346Updated this week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆859Updated 3 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,204Updated this week
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆741Updated 3 weeks ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,353Updated 3 years ago
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,372Updated this week
• gem5 / gem5
  The official repository for the gem5 computer-system architecture simulator.
  ☆1,824Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,468Updated 3 weeks ago
• sifive / freedom
  Source files for SiFive's Freedom platforms
  ☆1,113Updated 3 years ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,742Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,720Updated this week
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,215Updated 7 months ago
• llvm / circt
  Circuit IR Compilers and Tools
  ☆1,737Updated this week
• riscvarchive / riscv-gcc
  ☆368Updated last year
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆461Updated 3 years ago
• stnolting / neorv32
  A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …
  ☆1,669Updated this week
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆470Updated 3 months ago