RISC-V Instruction Set Manual
☆4,549Mar 27, 2026Updated this week
Alternatives and similar repositories for riscv-isa-manual
Users that are interested in riscv-isa-manual are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spike, a RISC-V ISA Simulator☆3,047Updated this week
- GNU toolchain for RISC-V, including GCC☆4,416Updated this week
- RISC-V Assembly Programmer's Manual☆1,622Mar 20, 2026Updated last week
- RISC-V Opcodes☆842Updated this week
- Working draft of the proposed RISC-V V vector extension☆1,073Mar 17, 2024Updated 2 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Tools (ISA Simulator and Tests)☆1,184Dec 22, 2022Updated 3 years ago
- Chisel: A Modern Hardware Design Language☆4,615Updated this week
- Rocket Chip Generator☆3,730Feb 25, 2026Updated last month
- Working Draft of the RISC-V Debug Specification Standard☆507Mar 14, 2026Updated 2 weeks ago
- RISC-V Proxy Kernel☆689Oct 2, 2025Updated 5 months ago
- Open-source high-performance RISC-V processor☆6,915Mar 23, 2026Updated last week
- RISC-V Open Source Supervisor Binary Interface☆1,418Mar 22, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,116Mar 11, 2026Updated 2 weeks ago
- ☆1,147Updated this week
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- A RISC-V ELF psABI Document☆839Updated this week
- ☆665Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,861Updated this week
- Documentation for the RISC-V Supervisor Binary Interface☆464Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,468Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year
- Sail RISC-V model☆682Updated this week
- Xv6 for RISC-V☆9,392Dec 17, 2025Updated 3 months ago
- Random instruction generator for RISC-V processor verification☆1,270Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Documentation developer guide☆131Updated this week
- RISC-V Linux Port☆607Apr 12, 2019Updated 6 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,090Feb 11, 2026Updated last month
- ☆373May 22, 2023Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,194Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,814Feb 17, 2026Updated last month
- Fork of OpenOCD that has RISC-V support☆512Oct 9, 2025Updated 5 months ago
- The Ultra-Low Power RISC-V Core☆1,787Aug 6, 2025Updated 7 months ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Mar 20, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,827Mar 24, 2021Updated 5 years ago
- RISC-V cryptography extensions standardisation work.☆408Mar 7, 2026Updated 3 weeks ago
- RISC-V Processor Trace Specification☆211Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,511Jan 7, 2026Updated 2 months ago
- Icarus Verilog☆3,389Mar 21, 2026Updated last week
- Digital Design with Chisel☆900Mar 19, 2026Updated last week
- educational microarchitectures for risc-v isa☆742Sep 1, 2025Updated 6 months ago