Alternatives and similar repositories for riscv-isa-manual

Users that are interested in riscv-isa-manual are comparing it to the libraries listed below

• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,877Updated last week
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆4,202Updated this week
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,569Updated last week
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,047Updated last year
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,289Updated last week
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,166Updated 2 years ago
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,585Updated last month
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,987Updated 5 months ago
• riscv-software-src / riscv-tests
  ☆1,068Updated this week
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,448Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,649Updated last week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆807Updated 2 weeks ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆664Updated 3 weeks ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,136Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,897Updated last week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,732Updated last year
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,010Updated 3 weeks ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,421Updated 3 months ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,554Updated 4 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,646Updated last month
• mortbopet / Ripes
  A graphical processor simulator and assembly editor for the RISC-V ISA
  ☆3,081Updated last month
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,628Updated 2 months ago
• TheThirdOne / rars
  RARS -- RISC-V Assembler and Runtime Simulator
  ☆1,435Updated last year
• gem5 / gem5
  The official repository for the gem5 computer-system architecture simulator.
  ☆2,245Updated last week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆897Updated 4 years ago
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆808Updated this week
• riscvarchive / riscv-linux
  RISC-V Linux Port
  ☆608Updated 6 years ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,335Updated last year
• OSCPU / NutShell
  RISC-V SoC designed by students in UCAS
  ☆1,482Updated 2 weeks ago
• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,769Updated 4 years ago