Alternatives and similar repositories for riscv-isa-manual

Users that are interested in riscv-isa-manual are comparing it to the libraries listed below

• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,020Updated this week
• riscv-collab / riscv-gnu-toolchain

  View on GitHub
  GNU toolchain for RISC-V, including GCC
  ☆4,364Updated this week
• riscv-non-isa / riscv-asm-manual

  View on GitHub
  RISC-V Assembly Programmer's Manual
  ☆1,606Feb 10, 2026Updated last week
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆836Updated this week
• riscv-software-src / riscv-tools

  View on GitHub
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,175Dec 22, 2022Updated 3 years ago
• riscvarchive / riscv-v-spec

  View on GitHub
  Working draft of the proposed RISC-V V vector extension
  ☆1,069Mar 17, 2024Updated last year
• chipsalliance / chisel

  View on GitHub
  Chisel: A Modern Hardware Design Language
  ☆4,567Updated this week
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆688Oct 2, 2025Updated 4 months ago
• chipsalliance / rocket-chip

  View on GitHub
  Rocket Chip Generator
  ☆3,677Jan 9, 2026Updated last month
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Feb 5, 2026Updated last week
• riscv-boom / riscv-boom

  View on GitHub
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,072Feb 5, 2026Updated last week
• riscv-software-src / opensbi

  View on GitHub
  RISC-V Open Source Supervisor Binary Interface
  ☆1,370Jan 8, 2026Updated last month
• OpenXiangShan / XiangShan

  View on GitHub
  Open-source high-performance RISC-V processor
  ☆6,873Updated this week
• riscv-software-src / riscv-tests

  View on GitHub
  ☆1,119Jan 22, 2026Updated 3 weeks ago
• openhwgroup / cva6

  View on GitHub
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,797Feb 10, 2026Updated last week
• riscv-non-isa / riscv-elf-psabi-doc

  View on GitHub
  A RISC-V ELF psABI Document
  ☆831Feb 6, 2026Updated last week
• riscv-non-isa / riscv-arch-test

  View on GitHub
  ☆650Updated this week
• mit-pdos / xv6-riscv

  View on GitHub
  Xv6 for RISC-V
  ☆9,217Dec 17, 2025Updated 2 months ago
• YosysHQ / picorv32

  View on GitHub
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,945Jun 27, 2024Updated last year
• verilator / verilator

  View on GitHub
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,356Updated this week
• riscv-non-isa / riscv-sbi-doc

  View on GitHub
  Documentation for the RISC-V Supervisor Binary Interface
  ☆454Feb 6, 2026Updated last week
• SpinalHDL / VexRiscv

  View on GitHub
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆3,008Dec 15, 2025Updated 2 months ago
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆667Updated this week
• ucb-bar / chipyard

  View on GitHub
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,138Updated this week
• riscvarchive / riscv-linux

  View on GitHub
  RISC-V Linux Port
  ☆608Apr 12, 2019Updated 6 years ago
• chipsalliance / riscv-dv

  View on GitHub
  Random instruction generator for RISC-V processor verification
  ☆1,252Oct 1, 2025Updated 4 months ago
• riscvarchive / riscv-gcc

  View on GitHub
  ☆373May 22, 2023Updated 2 years ago
• lowRISC / ibex

  View on GitHub
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,764Updated this week
• riscv / docs-dev-guide

  View on GitHub
  Documentation developer guide
  ☆125Feb 9, 2026Updated last week
• riscv-mcu / e203_hbirdv2

  View on GitHub
  The Ultra-Low Power RISC-V Core
  ☆1,733Aug 6, 2025Updated 6 months ago
• darklife / darkriscv

  View on GitHub
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,489Jan 7, 2026Updated last month
• riscv-collab / riscv-openocd

  View on GitHub
  Fork of OpenOCD that has RISC-V support
  ☆509Oct 9, 2025Updated 4 months ago
• steveicarus / iverilog

  View on GitHub
  Icarus Verilog
  ☆3,324Feb 9, 2026Updated last week
• qemu / qemu

  View on GitHub
  Official QEMU mirror. Please see https://www.qemu.org/contribute/ for how to submit changes to QEMU. Pull Requests are ignored. Please on…
  ☆12,679Feb 10, 2026Updated last week
• YosysHQ / yosys

  View on GitHub
  Yosys Open SYnthesis Suite
  ☆4,286Updated this week
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆207Feb 9, 2026Updated last week
• SI-RISCV / e200_opensource

  View on GitHub
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,811Mar 24, 2021Updated 4 years ago
• schoeberl / chisel-book

  View on GitHub
  Digital Design with Chisel
  ☆895Updated this week
• ucb-bar / riscv-sodor

  View on GitHub
  educational microarchitectures for risc-v isa
  ☆737Sep 1, 2025Updated 5 months ago