Alternatives and similar repositories for riscv-isa-manual

Users that are interested in riscv-isa-manual are comparing it to the libraries listed below

• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,689Updated this week
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆3,913Updated this week
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,197Updated this week
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,510Updated last week
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,166Updated 2 years ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,028Updated last year
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,446Updated last month
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆760Updated last week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆632Updated 2 weeks ago
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,269Updated this week
• riscv-software-src / riscv-tests
  ☆998Updated 3 weeks ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,892Updated 2 weeks ago
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,463Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,878Updated this week
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆488Updated 6 months ago
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆775Updated last week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,844Updated last week
• riscvarchive / riscv-gcc
  ☆370Updated last year
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,487Updated 10 months ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,766Updated 3 weeks ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,317Updated 2 weeks ago
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆465Updated 4 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,539Updated this week
• riscv-non-isa / riscv-sbi-doc
  Documentation for the RISC-V Supervisor Binary Interface
  ☆403Updated last week
• riscvarchive / riscv-linux
  RISC-V Linux Port
  ☆608Updated 6 years ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,270Updated 10 months ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,451Updated 3 years ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆875Updated 4 years ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,035Updated 8 months ago
• riscv-non-isa / riscv-arch-test
  ☆560Updated last week