Alternatives and similar repositories for riscv-c-api-doc

Users that are interested in riscv-c-api-doc are comparing it to the libraries listed below

• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated this week
• riscv-non-isa / rvv-intrinsic-doc

  View on GitHub
  ☆363Updated this week
• riscv-non-isa / riscv-device-tree-doc

  View on GitHub
  RISC-V Specific Device Tree Documentation
  ☆42Jul 9, 2024Updated last year
• riscv-non-isa / riscv-elf-psabi-doc

  View on GitHub
  A RISC-V ELF psABI Document
  ☆830Feb 6, 2026Updated last week
• riscv / riscv-memory-tagging

  View on GitHub
  Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
  ☆26Dec 18, 2025Updated last month
• riscv-non-isa / riscv-asm-manual

  View on GitHub
  RISC-V Assembly Programmer's Manual
  ☆1,606Updated this week
• gururaj-s / mirage

  View on GitHub
  MIRAGE (USENIX Security 2021)
  ☆14Nov 8, 2023Updated 2 years ago
• riscv-admin / riscv-landscape

  View on GitHub
  🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…
  ☆21Feb 9, 2026Updated last week
• riscv / riscv-bfloat16

  View on GitHub
  ☆38Jul 9, 2024Updated last year
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆833Jan 29, 2026Updated 2 weeks ago
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆89Aug 26, 2025Updated 5 months ago
• LearningOS / uCore-Tutorial-Guide-2022S

  View on GitHub
  ☆18May 31, 2022Updated 3 years ago
• riscv-non-isa / riscv-security-model

  View on GitHub
  RISC-V Security Model
  ☆34Feb 5, 2026Updated last week
• riscv-non-isa / riscv-brs

  View on GitHub
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆58Feb 6, 2026Updated last week
• riscv / virtual-memory

  View on GitHub
  ☆39Sep 15, 2021Updated 4 years ago
• riscv / riscv-p-spec

  View on GitHub
  RISC-V Packed SIMD Extension
  ☆159Feb 5, 2026Updated last week
• ISRC-CAS / tarsier-oerv

  View on GitHub
  Project magament for porting openEuler to RISC-V
  ☆34Sep 30, 2023Updated 2 years ago
• riscv / riscv-cfi

  View on GitHub
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆96Feb 9, 2026Updated last week
• XUANTIE-RV / riscv-matrix-extension-spec

  View on GitHub
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆162Feb 11, 2025Updated last year
• cnrv / RISCV-East-Asia-Biweekly-Sync

  View on GitHub
  Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.
  ☆23Jan 24, 2026Updated 3 weeks ago
• rivosinc / JumpStart

  View on GitHub
  Framework for writing tests for RISC-V CPU/SOC validation.
  ☆11Jan 19, 2026Updated 3 weeks ago
• CharlyCst / miralis

  View on GitHub
  Miralis is a RISC-V firmware that virtualizes RISC-V firmware
  ☆43Jan 12, 2026Updated last month
• riscv-admin / riscv-uefi-edk2-docs

  View on GitHub
  Documentation and status of UEFI on RISC-V
  ☆64Aug 25, 2021Updated 4 years ago
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆286Updated this week
• riscvarchive / riscv-v-spec

  View on GitHub
  Working draft of the proposed RISC-V V vector extension
  ☆1,069Mar 17, 2024Updated last year
• riscvarchive / riscv-aclint

  View on GitHub
  ☆42Jan 14, 2022Updated 4 years ago
• csail-csg / parsec

  View on GitHub
  ☆11Nov 13, 2020Updated 5 years ago
• veraison / rust-ccatoken

  View on GitHub
  Implementation of the Arm CCA attestation token in Rust
  ☆13Sep 23, 2025Updated 4 months ago
• Totsugekitai / tvisor-kmod

  View on GitHub
  Hypervisor from scratch in linux
  ☆13May 8, 2022Updated 3 years ago
• arch-simulator-sig / simulator-paper

  View on GitHub
  ☆12Sep 18, 2024Updated last year
• XUANTIE-RV / zero_stage_boot

  View on GitHub
  ☆18Updated this week
• skudlur / RISCulator

  View on GitHub
  RISCulator is a RISC-V emulator.
  ☆12Aug 18, 2023Updated 2 years ago
• nbdd0121 / muntjac-soc

  View on GitHub
  SoC for muntjac
  ☆12Jun 18, 2025Updated 7 months ago
• GPUOpen-LibrariesAndSDKs / Barycentrics12

  View on GitHub
  Barycentric coordinates GCN shader extension sample for DirectX 12
  ☆12Jan 13, 2021Updated 5 years ago
• helloobaby / wow-IAT-fix

  View on GitHub
  fix wow obfucated IAT
  ☆10Aug 4, 2021Updated 4 years ago
• embench / embench-rt

  View on GitHub
  Benchmark suite for real-time behavior, including interrupt latency and context switching times
  ☆15Oct 20, 2021Updated 4 years ago
• AlexDenisov / mlir-tutorial

  View on GitHub
  Terribly incorrect and incomplete AOT compiler for mRuby. Source code for the LLVM Social Berlin #20
  ☆10Aug 25, 2022Updated 3 years ago
• chyyuu / zCore-Design

  View on GitHub
  ☆13Jul 26, 2021Updated 4 years ago
• riscv-non-isa / riscv-semihosting

  View on GitHub
  ☆32Feb 6, 2026Updated last week