Documentation of the RISC-V C API
☆81Mar 7, 2026Updated this week
Alternatives and similar repositories for riscv-c-api-doc
Users that are interested in riscv-c-api-doc are comparing it to the libraries listed below
Sorting:
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Feb 27, 2026Updated last week
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆28Dec 18, 2025Updated 2 months ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Jun 7, 2021Updated 4 years ago
- ☆364Feb 24, 2026Updated last week
- RISC-V Specific Device Tree Documentation☆42Jul 9, 2024Updated last year
- A RISC-V ELF psABI Document☆836Updated this week
- RISC-V Assembly Programmer's Manual☆1,615Feb 26, 2026Updated last week
- RISC-V Processor Trace Specification☆208Feb 27, 2026Updated last week
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆21Updated this week
- MIRAGE (USENIX Security 2021)☆14Nov 8, 2023Updated 2 years ago
- ☆38Updated this week
- ☆89Aug 26, 2025Updated 6 months ago
- RISC-V Opcodes☆842Updated this week
- ☆18May 31, 2022Updated 3 years ago
- RISC-V Security Model☆34Updated this week
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆58Updated this week
- ☆39Sep 15, 2021Updated 4 years ago
- RISC-V Packed SIMD Extension☆159Updated this week
- Project magament for porting openEuler to RISC-V☆34Sep 30, 2023Updated 2 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆96Feb 27, 2026Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆164Feb 11, 2025Updated last year
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jan 24, 2026Updated last month
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated last month
- Miralis is a RISC-V firmware that virtualizes RISC-V firmware☆44Updated this week
- Documentation and status of UEFI on RISC-V☆64Aug 25, 2021Updated 4 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆287Feb 27, 2026Updated last week
- Working draft of the proposed RISC-V V vector extension☆1,072Mar 17, 2024Updated last year
- ☆12Sep 18, 2024Updated last year
- ☆19Feb 11, 2026Updated 3 weeks ago
- Hypervisor from scratch in linux☆13May 8, 2022Updated 3 years ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Implementation of the Arm CCA attestation token in Rust☆13Sep 23, 2025Updated 5 months ago
- ☆11Nov 13, 2020Updated 5 years ago
- ☆42Jan 14, 2022Updated 4 years ago
- Terribly incorrect and incomplete AOT compiler for mRuby. Source code for the LLVM Social Berlin #20☆10Aug 25, 2022Updated 3 years ago
- SoC for muntjac☆13Jun 18, 2025Updated 8 months ago
- ☆13Jul 26, 2021Updated 4 years ago
- Barycentric coordinates GCN shader extension sample for DirectX 12☆12Jan 13, 2021Updated 5 years ago
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago