riscv-non-isa/riscv-c-api-doc external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscv-non-isa/riscv-c-api-doc

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscv-non-isa/riscv-c-api-doc)

Close

riscv-non-isa / riscv-c-api-docView on GitHubMore

• External links
• Readme badge

Documentation of the RISC-V C API

☆89Oct 5, 2026Updated last week

Alternatives and similar repositories for riscv-c-api-doc

Users that are interested in riscv-c-api-doc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆152Oct 5, 2026Updated last week
• riscvarchive / riscv-eabi-spec

  View on GitHub
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆26Jun 7, 2021Updated 5 years ago
• riscv-non-isa / riscv-rvv-intrinsic-doc

  View on GitHub
  ☆381Sep 30, 2026Updated 2 weeks ago
• riscv-non-isa / riscv-elf-psabi-doc

  View on GitHub
  A RISC-V ELF psABI Document
  ☆858Updated this week
• riscv-non-isa / riscv-asm-manual

  View on GitHub
  RISC-V Assembly Programmer's Manual
  ☆1,654Updated this week
• Deploy on Railway without the complexity - Free Credits Offer • Ad
  Connect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆224Oct 5, 2026Updated last week
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆885Updated this week
• riscv-non-isa / riscv-device-tree-doc

  View on GitHub
  RISC-V Specific Device Tree Documentation
  ☆44Jul 9, 2024Updated 2 years ago
• riscv-non-isa / riscv-brs

  View on GitHub
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆59Updated this week
• riscv-admin / riscv-landscape

  View on GitHub
  🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…
  ☆25Updated this week
• riscv / riscv-security-model

  View on GitHub
  RISC-V Security Model
  ☆39Oct 5, 2026Updated last week
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆90Aug 26, 2025Updated last year
• riscv / riscv-cfi

  View on GitHub
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆97Oct 5, 2026Updated last week
• riscv / riscv-memory-tagging

  View on GitHub
  Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
  ☆36Updated this week
• AI Agents on DigitalOcean Gradient AI Platform • Ad
  Build production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
• cnrv / RISCV-East-Asia-Biweekly-Sync

  View on GitHub
  Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.
  ☆23Jul 16, 2026Updated 3 months ago
• LearningOS / uCore-Tutorial-Guide-2022S

  View on GitHub
  ☆18May 31, 2022Updated 4 years ago
• riscvarchive / riscv-v-spec

  View on GitHub
  Working draft of the proposed RISC-V V vector extension
  ☆1,088Mar 17, 2024Updated 2 years ago
• riscv / docs-dev-guide

  View on GitHub
  Documentation developer guide
  ☆145Oct 6, 2026Updated last week
• plctlab / riscv-cluster

  View on GitHub
  Towards a million-node RISC-V cluster.
  ☆14Mar 6, 2025Updated last year
• UniversalScalableFirmware / documentation

  View on GitHub
  ☆17Aug 27, 2024Updated 2 years ago
• arch-simulator-sig / simulator-paper

  View on GitHub
  ☆12Sep 18, 2024Updated 2 years ago
• riscvarchive / riscv-lld

  View on GitHub
  RISC-V port of LLVM Linker
  ☆24Aug 3, 2018Updated 8 years ago
• riscvarchive / riscv-aclint

  View on GitHub
  ☆43Jan 14, 2022Updated 4 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• riscv / virtual-memory

  View on GitHub
  ☆38Sep 15, 2021Updated 5 years ago
• riscv / riscv-p-spec

  View on GitHub
  RISC-V Packed SIMD Extension
  ☆183Oct 4, 2026Updated 2 weeks ago
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆302Oct 5, 2026Updated last week
• riscvarchive / riscv-musl

  View on GitHub
  musl libc for RISC-V
  ☆85Jun 3, 2019Updated 7 years ago
• ISRC-CAS / tarsier-oerv

  View on GitHub
  Project magament for porting openEuler to RISC-V
  ☆34Sep 30, 2023Updated 3 years ago
• riscv-non-isa / riscv-sbi-doc

  View on GitHub
  Documentation for the RISC-V Supervisor Binary Interface
  ☆483Jul 21, 2026Updated 2 months ago
• five-embeddev / riscv-csr-access

  View on GitHub
  RISC-V CSR Access Routines
  ☆16Dec 27, 2022Updated 3 years ago
• rivosinc / JumpStart

  View on GitHub
  Framework for writing tests for RISC-V CPU/SOC validation.
  ☆11Jan 19, 2026Updated 8 months ago
• chyyuu / zCore-Design

  View on GitHub
  ☆13Jul 26, 2021Updated 5 years ago
• Deploy on Railway without the complexity - Free Credits Offer • Ad
  Connect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
• riscv / riscv-aia

  View on GitHub
  ☆106Jul 20, 2026Updated 2 months ago
• riscv-non-isa / riscv-uefi

  View on GitHub
  ☆34Jul 21, 2026Updated 2 months ago
• XUANTIE-RV / riscv-matrix-extension-spec

  View on GitHub
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆187Apr 1, 2026Updated 6 months ago
• edatasheets / digital-datasheets

  View on GitHub
  ☆13Jan 23, 2025Updated last year
• riscv-non-isa / riscv-semihosting

  View on GitHub
  ☆32Jul 21, 2026Updated 2 months ago
• csail-csg / parsec

  View on GitHub
  ☆11Nov 13, 2020Updated 5 years ago
• riscv-software-src / riscv-overlay

  View on GitHub
  The Software Overlay TG will specify the requirements for the software overlay feature, both from the FW manager engine and from toolcha…
  ☆14May 24, 2022Updated 4 years ago