RISC-V Opcodes
☆887Oct 14, 2026Updated 2 weeks ago
Alternatives and similar repositories for riscv-opcodes
Users that are interested in riscv-opcodes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spike, a RISC-V ISA Simulator☆3,267Updated this week
- RISC-V Proxy Kernel☆712Oct 2, 2025Updated last year
- RISC-V Instruction Set Manual☆4,877Updated this week
- ☆1,257Oct 19, 2026Updated 2 weeks ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆804Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Assembly Programmer's Manual☆1,658Oct 19, 2026Updated 2 weeks ago
- Sail RISC-V model☆790Updated this week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Oct 5, 2026Updated 3 weeks ago
- RISC-V Debug Specification Standard☆530Aug 26, 2026Updated 2 months ago
- GNU toolchain for RISC-V, including GCC☆4,655Updated this week
- ☆144Feb 29, 2024Updated 2 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆221Mar 20, 2024Updated 2 years ago
- A RISC-V ELF psABI Document☆857Updated this week
- RISC-V Open Source Supervisor Binary Interface☆1,559Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Random instruction generator for RISC-V processor verification☆1,375Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,197Dec 22, 2022Updated 3 years ago
- Instruction Set Generator initially contributed by Futurewei☆321Oct 17, 2023Updated 3 years ago
- ☆54Jan 9, 2026Updated 9 months ago
- Working draft of the proposed RISC-V V vector extension☆1,089Mar 17, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,316Updated this week
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- Documentation of the RISC-V C API☆89Oct 5, 2026Updated 3 weeks ago
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 3 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Functional verification project for the CORE-V family of RISC-V cores.☆737Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,184Updated this week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆302Updated this week
- Fork of OpenOCD that has RISC-V support☆517Oct 12, 2026Updated 3 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,275Oct 8, 2026Updated 3 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- educational microarchitectures for risc-v isa☆758Sep 1, 2025Updated last year
- RISC-V cryptography extensions standardisation work.☆411Mar 7, 2026Updated 7 months ago
- ☆381Oct 15, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,147Updated this week
- RISC-V Processor Trace Specification☆225Oct 23, 2026Updated last week
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆152Jul 7, 2022Updated 4 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆226Oct 20, 2026Updated last week
- Rocket Chip Generator☆3,895Sep 13, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- RISC-V Instruction Set Metadata☆43Oct 21, 2018Updated 8 years ago