RISC-V Opcodes
☆853Apr 30, 2026Updated this week
Alternatives and similar repositories for riscv-opcodes
Users that are interested in riscv-opcodes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spike, a RISC-V ISA Simulator☆3,083Updated this week
- RISC-V Instruction Set Manual☆4,598Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆692Updated this week
- ☆1,177Apr 24, 2026Updated last week
- RISC-V Proxy Kernel☆691Oct 2, 2025Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Assembly Programmer's Manual☆1,629Updated this week
- Sail RISC-V model☆695Apr 27, 2026Updated last week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Apr 27, 2026Updated last week
- Working Draft of the RISC-V Debug Specification Standard☆511Apr 8, 2026Updated 3 weeks ago
- ☆148Feb 29, 2024Updated 2 years ago
- GNU toolchain for RISC-V, including GCC☆4,466Updated this week
- RISC-V Open Source Supervisor Binary Interface☆1,454Apr 8, 2026Updated 3 weeks ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated 2 years ago
- Working draft of the proposed RISC-V V vector extension☆1,077Mar 17, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RISC-V Tools (ISA Simulator and Tests)☆1,192Dec 22, 2022Updated 3 years ago
- A RISC-V ELF psABI Document☆844Apr 25, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,291Apr 3, 2026Updated last month
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- ☆371Apr 25, 2026Updated last week
- Documentation of the RISC-V C API☆86Updated this week
- RISC-V Formal Verification Framework☆630Apr 6, 2022Updated 4 years ago
- RISC-V Architecture Profiles☆183Apr 22, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,913Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,223Apr 17, 2026Updated 2 weeks ago
- ☆51Jan 9, 2026Updated 3 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,148Mar 11, 2026Updated last month
- RISC-V cryptography extensions standardisation work.☆411Mar 7, 2026Updated last month
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆293Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆674Apr 16, 2026Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆240Nov 20, 2024Updated last year
- Fork of OpenOCD that has RISC-V support☆514Oct 9, 2025Updated 6 months ago
- educational microarchitectures for risc-v isa☆747Sep 1, 2025Updated 8 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆152Jul 7, 2022Updated 3 years ago
- RISC-V Processor Trace Specification☆217Updated this week
- Rocket Chip Generator☆3,750Apr 21, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆798Apr 24, 2026Updated last week
- Setup scripts and files needed to compile CoreMark on RISC-V☆74Jul 19, 2024Updated last year
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆216Updated this week