RISC-V Opcodes
☆878Sep 18, 2026Updated this week
Alternatives and similar repositories for riscv-opcodes
Users that are interested in riscv-opcodes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spike, a RISC-V ISA Simulator☆3,233Updated this week
- RISC-V Instruction Set Manual☆4,817Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆790Updated this week
- ☆1,244Updated this week
- RISC-V Proxy Kernel☆708Oct 2, 2025Updated 11 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V Assembly Programmer's Manual☆1,645Sep 4, 2026Updated 2 weeks ago
- Sail RISC-V model☆773Updated this week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆153Sep 7, 2026Updated 2 weeks ago
- RISC-V Debug Specification Standard☆529Aug 26, 2026Updated 3 weeks ago
- ☆145Feb 29, 2024Updated 2 years ago
- GNU toolchain for RISC-V, including GCC☆4,618Aug 27, 2026Updated 3 weeks ago
- RISC-V Open Source Supervisor Binary Interface☆1,533Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆221Mar 20, 2024Updated 2 years ago
- Working draft of the proposed RISC-V V vector extension☆1,088Mar 17, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Tools (ISA Simulator and Tests)☆1,195Dec 22, 2022Updated 3 years ago
- A RISC-V ELF psABI Document☆856Aug 13, 2026Updated last month
- Instruction Set Generator initially contributed by Futurewei☆316Oct 17, 2023Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,357Updated this week
- ☆381Aug 26, 2026Updated 3 weeks ago
- Documentation of the RISC-V C API☆90Sep 7, 2026Updated 2 weeks ago
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,127Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,293Aug 26, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 2 months ago
- ☆54Jan 9, 2026Updated 8 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,240Sep 11, 2026Updated last week
- RISC-V cryptography extensions standardisation work.☆411Mar 7, 2026Updated 6 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆723Sep 14, 2026Updated last week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆300Sep 15, 2026Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆152Jul 7, 2022Updated 4 years ago
- Fork of OpenOCD that has RISC-V support☆517Jul 17, 2026Updated 2 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RISC-V Processor Trace Specification☆223Sep 14, 2026Updated last week
- educational microarchitectures for risc-v isa☆755Sep 1, 2025Updated last year
- Rocket Chip Generator☆3,868Sep 13, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,063Updated this week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆220May 29, 2026Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆833Updated this week
- Setup scripts and files needed to compile CoreMark on RISC-V☆75Jul 19, 2024Updated 2 years ago