riscv/riscv-opcodes external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscv/riscv-opcodes

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscv/riscv-opcodes)

Close

riscv / riscv-opcodesView on GitHubMore

• External links
• Readme badge

RISC-V Opcodes

☆862May 20, 2026Updated last month

Alternatives and similar repositories for riscv-opcodes

Users that are interested in riscv-opcodes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,154Jun 26, 2026Updated last week
• riscv / riscv-isa-manual

  View on GitHub
  RISC-V Instruction Set Manual
  ☆4,685Jun 26, 2026Updated last week
• riscv / riscv-arch-test

  View on GitHub
  The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…
  ☆737Updated this week
• riscv-software-src / riscv-tests

  View on GitHub
  ☆1,207Jun 3, 2026Updated last month
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆703Oct 2, 2025Updated 9 months ago
• Serverless GPU API endpoints on Runpod - Get Bonus Credits • Ad
  Skip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
• riscv-non-isa / riscv-asm-manual

  View on GitHub
  RISC-V Assembly Programmer's Manual
  ☆1,637Jun 4, 2026Updated last month
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆724Updated this week
• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆152Jun 4, 2026Updated last month
• riscv / riscv-debug-spec

  View on GitHub
  RISC-V Debug Specification Standard
  ☆517Apr 8, 2026Updated 2 months ago
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated 2 years ago
• riscv-collab / riscv-gnu-toolchain

  View on GitHub
  GNU toolchain for RISC-V, including GCC
  ☆4,543Jun 6, 2026Updated 3 weeks ago
• riscv-software-src / opensbi

  View on GitHub
  RISC-V Open Source Supervisor Binary Interface
  ☆1,491Jun 17, 2026Updated 2 weeks ago
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆217Mar 20, 2024Updated 2 years ago
• riscvarchive / riscv-v-spec

  View on GitHub
  Working draft of the proposed RISC-V V vector extension
  ☆1,085Mar 17, 2024Updated 2 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• riscv-software-src / riscv-tools

  View on GitHub
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,193Dec 22, 2022Updated 3 years ago
• riscv-non-isa / riscv-elf-psabi-doc

  View on GitHub
  A RISC-V ELF psABI Document
  ☆848Jun 18, 2026Updated 2 weeks ago
• chipsalliance / riscv-dv

  View on GitHub
  Random instruction generator for RISC-V processor verification
  ☆1,316Apr 3, 2026Updated 3 months ago
• openhwgroup / force-riscv

  View on GitHub
  Instruction Set Generator initially contributed by Futurewei
  ☆309Oct 17, 2023Updated 2 years ago
• riscv-non-isa / riscv-rvv-intrinsic-doc

  View on GitHub
  ☆377Jun 18, 2026Updated 2 weeks ago
• riscv-non-isa / riscv-c-api-doc

  View on GitHub
  Documentation of the RISC-V C API
  ☆86Jun 4, 2026Updated 3 weeks ago
• SymbioticEDA / riscv-formal

  View on GitHub
  RISC-V Formal Verification Framework
  ☆633Apr 6, 2022Updated 4 years ago
• openhwgroup / cva6

  View on GitHub
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,983Updated this week
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆190Apr 22, 2026Updated 2 months ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• openhwgroup / cv32e40p

  View on GitHub
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,255May 29, 2026Updated last month
• riscv / riscv-test-env

  View on GitHub
  ☆52Jan 9, 2026Updated 5 months ago
• riscv-boom / riscv-boom

  View on GitHub
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,186Jun 26, 2026Updated last week
• riscv / riscv-crypto

  View on GitHub
  RISC-V cryptography extensions standardisation work.
  ☆415Mar 7, 2026Updated 3 months ago
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆297Jun 5, 2026Updated 3 weeks ago
• openhwgroup / core-v-verif

  View on GitHub
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆689Jun 22, 2026Updated last week
• chipsalliance / dromajo

  View on GitHub
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆242Nov 20, 2024Updated last year
• riscv-collab / riscv-openocd

  View on GitHub
  Fork of OpenOCD that has RISC-V support
  ☆517Jun 23, 2026Updated last week
• ucb-bar / riscv-sodor

  View on GitHub
  educational microarchitectures for risc-v isa
  ☆749Sep 1, 2025Updated 10 months ago
• Managed Kubernetes at scale on DigitalOcean • Ad
  DigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
• riscvarchive / riscv-binutils-gdb

  View on GitHub
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆152Jul 7, 2022Updated 3 years ago
• chipsalliance / rocket-chip

  View on GitHub
  Rocket Chip Generator
  ☆3,803Jun 2, 2026Updated last month
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆217Jun 25, 2026Updated last week
• lowRISC / ibex

  View on GitHub
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,933Jun 11, 2026Updated 3 weeks ago
• black-parrot / black-parrot

  View on GitHub
  A Linux-capable RISC-V multicore for and by the world
  ☆815Jun 5, 2026Updated 3 weeks ago
• riscv-boom / riscv-coremark

  View on GitHub
  Setup scripts and files needed to compile CoreMark on RISC-V
  ☆74Jul 19, 2024Updated last year
• riscv-software-src / riscv-perf-model

  View on GitHub
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆217May 29, 2026Updated last month