RISC-V Opcodes
☆884Sep 18, 2026Updated 3 weeks ago
Alternatives and similar repositories for riscv-opcodes
Users that are interested in riscv-opcodes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spike, a RISC-V ISA Simulator☆3,247Updated this week
- RISC-V Instruction Set Manual☆4,847Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆798Updated this week
- RISC-V Proxy Kernel☆710Oct 2, 2025Updated last year
- ☆1,251Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Assembly Programmer's Manual☆1,653Oct 6, 2026Updated last week
- Sail RISC-V model☆779Updated this week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Oct 5, 2026Updated last week
- RISC-V Debug Specification Standard☆530Aug 26, 2026Updated last month
- ☆144Feb 29, 2024Updated 2 years ago
- GNU toolchain for RISC-V, including GCC☆4,637Aug 27, 2026Updated last month
- RISC-V Open Source Supervisor Binary Interface☆1,546Sep 28, 2026Updated 2 weeks ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆221Mar 20, 2024Updated 2 years ago
- Working draft of the proposed RISC-V V vector extension☆1,088Mar 17, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- RISC-V Tools (ISA Simulator and Tests)☆1,195Dec 22, 2022Updated 3 years ago
- A RISC-V ELF psABI Document☆858Updated this week
- Instruction Set Generator initially contributed by Futurewei☆317Oct 17, 2023Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,365Sep 21, 2026Updated 3 weeks ago
- ☆381Sep 30, 2026Updated last week
- Documentation of the RISC-V C API☆89Oct 5, 2026Updated last week
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,156Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,312Oct 1, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 2 months ago
- ☆54Jan 9, 2026Updated 9 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,258Updated this week
- RISC-V cryptography extensions standardisation work.☆410Mar 7, 2026Updated 7 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆728Sep 14, 2026Updated 3 weeks ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆302Oct 5, 2026Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆152Jul 7, 2022Updated 4 years ago
- Fork of OpenOCD that has RISC-V support☆517Jul 17, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V Processor Trace Specification☆223Oct 5, 2026Updated last week
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- Rocket Chip Generator☆3,884Sep 13, 2026Updated last month
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,102Updated this week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆223May 29, 2026Updated 4 months ago
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- Setup scripts and files needed to compile CoreMark on RISC-V☆75Jul 19, 2024Updated 2 years ago