Alternatives and similar repositories for riscv-opcodes:

Users that are interested in riscv-opcodes are comparing it to the libraries listed below

• riscv-software-src / riscv-tests
  ☆976Updated this week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆624Updated 3 weeks ago
• riscv-non-isa / riscv-arch-test
  ☆552Updated 2 weeks ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆483Updated last month
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,161Updated 2 years ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆711Updated last month
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,514Updated 2 weeks ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,092Updated 2 months ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆570Updated 8 months ago
• riscvarchive / riscv-gcc
  ☆368Updated last year
• riscv / sail-riscv
  Sail RISC-V model
  ☆525Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆867Updated last year
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,045Updated 2 months ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,862Updated last week
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,019Updated last year
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,655Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆994Updated 3 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆824Updated last week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆870Updated 4 years ago
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆483Updated 5 months ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆266Updated this week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆596Updated 3 years ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆695Updated last month
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,817Updated this week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,067Updated last month
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,169Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,417Updated 3 years ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆649Updated 5 months ago
• riscv-collab / riscv-openocd
  Fork of OpenOCD that has RISC-V support
  ☆473Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,559Updated last month