RISC-V Opcodes
☆853Mar 24, 2026Updated 3 weeks ago
Alternatives and similar repositories for riscv-opcodes
Users that are interested in riscv-opcodes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spike, a RISC-V ISA Simulator☆3,062Apr 6, 2026Updated last week
- RISC-V Instruction Set Manual☆4,570Updated this week
- ☆668Apr 7, 2026Updated last week
- ☆1,153Mar 24, 2026Updated 3 weeks ago
- RISC-V Proxy Kernel☆690Oct 2, 2025Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V Assembly Programmer's Manual☆1,624Apr 2, 2026Updated last week
- Sail RISC-V model☆688Apr 7, 2026Updated last week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Apr 2, 2026Updated last week
- Working Draft of the RISC-V Debug Specification Standard☆509Apr 7, 2026Updated last week
- ☆148Feb 29, 2024Updated 2 years ago
- GNU toolchain for RISC-V, including GCC☆4,433Apr 5, 2026Updated last week
- RISC-V Open Source Supervisor Binary Interface☆1,434Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Mar 20, 2024Updated 2 years ago
- Working draft of the proposed RISC-V V vector extension☆1,076Mar 17, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Tools (ISA Simulator and Tests)☆1,190Dec 22, 2022Updated 3 years ago
- A RISC-V ELF psABI Document☆840Apr 6, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,281Apr 3, 2026Updated last week
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- ☆370Apr 7, 2026Updated last week
- Documentation of the RISC-V C API☆84Updated this week
- RISC-V Formal Verification Framework☆628Apr 6, 2022Updated 4 years ago
- RISC-V Architecture Profiles☆181Mar 27, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,886Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,213May 26, 2025Updated 10 months ago
- ☆51Jan 9, 2026Updated 3 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,125Mar 11, 2026Updated last month
- RISC-V cryptography extensions standardisation work.☆409Mar 7, 2026Updated last month
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆290Apr 7, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆671Apr 3, 2026Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- Fork of OpenOCD that has RISC-V support☆512Oct 9, 2025Updated 6 months ago
- educational microarchitectures for risc-v isa☆744Sep 1, 2025Updated 7 months ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆151Jul 7, 2022Updated 3 years ago
- RISC-V Processor Trace Specification☆215Updated this week
- Rocket Chip Generator☆3,734Feb 25, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Updated this week
- A Linux-capable RISC-V multicore for and by the world☆790Updated this week
- Setup scripts and files needed to compile CoreMark on RISC-V☆74Jul 19, 2024Updated last year
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆214Updated this week