RISC-V Opcodes
☆857May 20, 2026Updated 3 weeks ago
Alternatives and similar repositories for riscv-opcodes
Users that are interested in riscv-opcodes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spike, a RISC-V ISA Simulator☆3,141Updated this week
- RISC-V Instruction Set Manual☆4,653Jun 6, 2026Updated last week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆723Updated this week
- ☆1,203Jun 3, 2026Updated last week
- RISC-V Proxy Kernel☆699Oct 2, 2025Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Assembly Programmer's Manual☆1,635Jun 4, 2026Updated last week
- Sail RISC-V model☆719Updated this week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Jun 4, 2026Updated last week
- RISC-V Debug Specification Standard☆517Apr 8, 2026Updated 2 months ago
- ☆148Feb 29, 2024Updated 2 years ago
- GNU toolchain for RISC-V, including GCC☆4,527Jun 6, 2026Updated last week
- RISC-V Open Source Supervisor Binary Interface☆1,477May 22, 2026Updated 3 weeks ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆217Mar 20, 2024Updated 2 years ago
- Working draft of the proposed RISC-V V vector extension☆1,083Mar 17, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RISC-V Tools (ISA Simulator and Tests)☆1,192Dec 22, 2022Updated 3 years ago
- A RISC-V ELF psABI Document☆848Apr 25, 2026Updated last month
- Random instruction generator for RISC-V processor verification☆1,310Apr 3, 2026Updated 2 months ago
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- ☆376Jun 5, 2026Updated last week
- Documentation of the RISC-V C API☆86Jun 4, 2026Updated last week
- RISC-V Formal Verification Framework☆631Apr 6, 2022Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- RISC-V Architecture Profiles☆188Apr 22, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated 2 weeks ago
- ☆51Jan 9, 2026Updated 5 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,174Mar 11, 2026Updated 3 months ago
- RISC-V cryptography extensions standardisation work.☆414Mar 7, 2026Updated 3 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆296Jun 5, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆685May 27, 2026Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆242Nov 20, 2024Updated last year
- Fork of OpenOCD that has RISC-V support☆516Oct 9, 2025Updated 8 months ago
- educational microarchitectures for risc-v isa☆749Sep 1, 2025Updated 9 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆152Jul 7, 2022Updated 3 years ago
- RISC-V Processor Trace Specification☆216May 25, 2026Updated 2 weeks ago
- Rocket Chip Generator☆3,792Jun 2, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆811Jun 5, 2026Updated last week
- Setup scripts and files needed to compile CoreMark on RISC-V☆74Jul 19, 2024Updated last year
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆216May 29, 2026Updated 2 weeks ago