Alternatives and similar repositories for riscv-opcodes:

Users that are interested in riscv-opcodes are comparing it to the libraries listed below

• riscv-software-src / riscv-tests
  ☆947Updated last week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆611Updated last month
• riscv-non-isa / riscv-arch-test
  ☆543Updated last week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆704Updated this week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆862Updated 3 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆477Updated 2 weeks ago
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,612Updated last week
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,155Updated 2 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆956Updated 3 years ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆506Updated this week
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆563Updated 7 months ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,839Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆858Updated last year
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,023Updated last month
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,007Updated 11 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆811Updated last week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,487Updated 2 weeks ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,074Updated last month
• riscvarchive / riscv-gcc
  ☆368Updated last year
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆646Updated 3 months ago
• riscv-collab / riscv-openocd
  Fork of OpenOCD that has RISC-V support
  ☆465Updated this week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆594Updated 2 years ago
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,142Updated 3 weeks ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆670Updated this week
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆900Updated 3 months ago
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆476Updated 4 months ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆260Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,384Updated 3 years ago
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆461Updated 3 years ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆666Updated last week