RISC-V Opcodes
☆873Jul 20, 2026Updated this week
Alternatives and similar repositories for riscv-opcodes
Users that are interested in riscv-opcodes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spike, a RISC-V ISA Simulator☆3,179Updated this week
- RISC-V Instruction Set Manual☆4,725Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆756Updated this week
- ☆1,225Jun 3, 2026Updated last month
- RISC-V Proxy Kernel☆706Oct 2, 2025Updated 9 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Assembly Programmer's Manual☆1,640Updated this week
- Sail RISC-V model☆738Updated this week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Updated this week
- RISC-V Debug Specification Standard☆520Updated this week
- ☆148Feb 29, 2024Updated 2 years ago
- GNU toolchain for RISC-V, including GCC☆4,567Jul 15, 2026Updated last week
- RISC-V Open Source Supervisor Binary Interface☆1,507Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆218Mar 20, 2024Updated 2 years ago
- Working draft of the proposed RISC-V V vector extension☆1,088Mar 17, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V Tools (ISA Simulator and Tests)☆1,194Dec 22, 2022Updated 3 years ago
- A RISC-V ELF psABI Document☆853Updated this week
- Instruction Set Generator initially contributed by Futurewei☆311Oct 17, 2023Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,328Apr 3, 2026Updated 3 months ago
- ☆378Updated this week
- Documentation of the RISC-V C API☆88Updated this week
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,030Updated this week
- RISC-V Architecture Profiles☆191Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,267May 29, 2026Updated last month
- ☆54Jan 9, 2026Updated 6 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,201Updated this week
- RISC-V cryptography extensions standardisation work.☆414Mar 7, 2026Updated 4 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆703Jul 17, 2026Updated last week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆299Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆152Jul 7, 2022Updated 4 years ago
- Fork of OpenOCD that has RISC-V support☆519Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Processor Trace Specification☆218Updated this week
- educational microarchitectures for risc-v isa☆752Sep 1, 2025Updated 10 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,982Jul 14, 2026Updated last week
- Rocket Chip Generator☆3,824Jun 2, 2026Updated last month
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆220May 29, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆822Jul 13, 2026Updated last week
- Setup scripts and files needed to compile CoreMark on RISC-V☆73Jul 19, 2024Updated 2 years ago