THU-DSP-LAB / ventus-gpgpuLinks
GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
☆816Updated last week
Alternatives and similar repositories for ventus-gpgpu
Users that are interested in ventus-gpgpu are comparing it to the libraries listed below
Sorting:
- Documentation for XiangShan☆426Updated last week
- Berkeley's Spatial Array Generator☆1,088Updated 2 weeks ago
- ☆209Updated 6 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆467Updated 3 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆598Updated last year
- A template project for beginning new Chisel work☆668Updated last month
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,070Updated last year
- ☆123Updated 3 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆184Updated last year
- Digital Design with Chisel☆867Updated last week
- OpenXuantie - OpenC910 Core☆1,335Updated last year
- ☆1,726Updated last week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆415Updated last year
- ☆347Updated last month
- ☆199Updated 4 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆600Updated last year
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆997Updated 2 months ago
- ☆194Updated this week
- chisel tutorial exercises and answers☆733Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,010Updated 3 weeks ago
- 关于RISC-V你所需要知道的一切☆559Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- Super fast RISC-V ISA emulator for XiangShan processor☆295Updated 2 weeks ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆311Updated last month
- A matrix extension proposal for AI applications under RISC-V architecture☆154Updated 8 months ago
- Collect some IC textbooks for learning.☆168Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,112Updated 4 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆418Updated last week
- ☆155Updated last week
- educational microarchitectures for risc-v isa☆720Updated 2 months ago