GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
☆877Mar 16, 2026Updated last week
Alternatives and similar repositories for ventus-gpgpu
Users that are interested in ventus-gpgpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆1,939Updated this week
- GPGPU supporting RISCV-V, developed with verilog HDL☆145Feb 24, 2025Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆49Mar 15, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Mar 18, 2026Updated last week
- An open source GPU based off of the AMD Southern Islands ISA.☆1,351Aug 18, 2025Updated 7 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Open-source high-performance RISC-V processor☆6,915Updated this week
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,292Nov 22, 2024Updated last year
- ☆144May 23, 2024Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆630Aug 13, 2024Updated last year
- ☆223Jun 25, 2025Updated 9 months ago
- Berkeley's Spatial Array Generator☆1,251Mar 19, 2026Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆165Feb 11, 2025Updated last year
- OpenXuantie - OpenC910 Core☆1,401Jun 28, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Mar 17, 2026Updated last week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Mar 4, 2026Updated 3 weeks ago
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,593Feb 15, 2025Updated last year
- ☆218Feb 6, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,111Mar 11, 2026Updated 2 weeks ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆202Oct 14, 2024Updated last year
- Digital Design with Chisel☆900Mar 19, 2026Updated last week
- RISC-V SoC designed by students in UCAS☆1,516Jan 14, 2026Updated 2 months ago
- The Ultra-Low Power RISC-V Core☆1,787Aug 6, 2025Updated 7 months ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- A Chisel RTL generator for network-on-chip interconnects☆227Nov 7, 2025Updated 4 months ago
- This is the top-level repository for the Accel-Sim framework.☆581Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Rocket Chip Generator☆3,730Feb 25, 2026Updated last month
- LLVM OpenCL C compiler suite for ventus GPGPU☆60Dec 20, 2025Updated 3 months ago
- ☆312Mar 14, 2026Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆119May 11, 2023Updated 2 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A template project for beginning new Chisel work☆695Feb 24, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,615Updated this week
- A Fast, Low-Overhead On-chip Network☆272Mar 18, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆174Updated this week
- documentation for ventus gpgpu☆20Mar 25, 2025Updated last year