GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
☆940Aug 18, 2026Updated 2 weeks ago
Alternatives and similar repositories for ventus-gpgpu
Users that are interested in ventus-gpgpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆2,234Updated this week
- GPGPU supporting RISCV-V, developed with verilog HDL☆162Feb 24, 2025Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆53Aug 20, 2026Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆542Aug 19, 2026Updated 2 weeks ago
- Open-source high-performance RISC-V processor☆7,235Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An open source GPU based off of the AMD Southern Islands ISA.☆1,408Aug 18, 2025Updated last year
- GPGPU microprocessor architecture☆2,220Nov 8, 2024Updated last year
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,368Nov 22, 2024Updated last year
- Berkeley's Spatial Array Generator☆1,446Updated this week
- OpenXuantie - OpenC910 Core☆1,472Jun 28, 2024Updated 2 years ago
- ☆144May 23, 2024Updated 2 years ago
- ☆247Jun 25, 2025Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆669Aug 13, 2024Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆187Apr 1, 2026Updated 5 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆34May 17, 2026Updated 3 months ago
- A fork of Xiangshan for AI☆57Updated this week
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,707Feb 15, 2025Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,228Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,375Aug 19, 2026Updated 2 weeks ago
- This is the top-level repository for the Accel-Sim framework.☆661Aug 26, 2026Updated last week
- ☆240Aug 22, 2026Updated last week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆217Oct 14, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,906Aug 6, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Digital Design with Chisel☆931Updated this week
- RISC-V SoC designed by students in UCAS☆1,545Aug 18, 2026Updated 2 weeks ago
- A Chisel RTL generator for network-on-chip interconnects☆233Nov 7, 2025Updated 9 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- ☆320Jul 22, 2026Updated last month
- Rocket Chip Generator☆3,854Jun 2, 2026Updated 3 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆120May 11, 2023Updated 3 years ago
- A machine learning accelerator core designed for energy-efficient AI at the edge.☆2,541Updated this week
- LLVM OpenCL C compiler suite for ventus GPGPU☆63Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆211Jun 25, 2020Updated 6 years ago
- Chisel: A Modern Hardware Design Language☆4,773Updated this week
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 6 months ago
- ☆84Jun 1, 2022Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,091Updated this week
- Modern co-simulation framework for RISC-V CPUs☆183Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago