THU-DSP-LAB / ventus-gpgpuView external linksLinks
GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
☆867Jan 31, 2026Updated last week
Alternatives and similar repositories for ventus-gpgpu
Users that are interested in ventus-gpgpu are comparing it to the libraries listed below
Sorting:
- ☆1,885Updated this week
- GPGPU supporting RISCV-V, developed with verilog HDL☆140Feb 24, 2025Updated 11 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆48Dec 28, 2025Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆487Nov 27, 2025Updated 2 months ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,319Aug 18, 2025Updated 5 months ago
- Berkeley's Spatial Array Generator☆1,215Updated this week
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,249Nov 22, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,133Feb 6, 2026Updated last week
- Open-source high-performance RISC-V processor☆6,873Updated this week
- ☆220Jun 25, 2025Updated 7 months ago
- GPGPU microprocessor architecture☆2,177Nov 8, 2024Updated last year
- ☆144May 23, 2024Updated last year
- ☆212Feb 6, 2026Updated last week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Dec 24, 2025Updated last month
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,574Feb 15, 2025Updated 11 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆625Aug 13, 2024Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆162Feb 11, 2025Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- OpenXuantie - OpenC910 Core☆1,388Jun 28, 2024Updated last year
- Digital Design with Chisel☆895Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated 3 weeks ago
- This is the top-level repository for the Accel-Sim framework.☆562Feb 7, 2026Updated last week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- The Ultra-Low Power RISC-V Core☆1,733Aug 6, 2025Updated 6 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆603Aug 9, 2024Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆194Oct 14, 2024Updated last year
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- A template project for beginning new Chisel work☆690Jan 29, 2026Updated 2 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Jan 25, 2024Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆267Jan 28, 2026Updated 2 weeks ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆58Dec 20, 2025Updated last month
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,109Sep 10, 2024Updated last year
- ☆308Feb 6, 2026Updated last week
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated 3 weeks ago
- The official repository for the gem5 computer-system architecture simulator.☆2,460Updated this week
- Chisel: A Modern Hardware Design Language☆4,567Updated this week
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆569Oct 21, 2025Updated 3 months ago