THU-DSP-LAB / ventus-gpgpuLinks
GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
☆804Updated this week
Alternatives and similar repositories for ventus-gpgpu
Users that are interested in ventus-gpgpu are comparing it to the libraries listed below
Sorting:
- Documentation for XiangShan☆425Updated this week
- Berkeley's Spatial Array Generator☆1,051Updated 2 weeks ago
- ☆206Updated 5 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆462Updated last month
- Simple RISC-V 3-stage Pipeline in Chisel☆588Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,069Updated last year
- Digital Design with Chisel☆859Updated last week
- ☆123Updated 3 years ago
- A template project for beginning new Chisel work☆661Updated 4 months ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆409Updated last year
- OpenXuantie - OpenC910 Core☆1,320Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆180Updated 11 months ago
- ☆193Updated 2 months ago
- ☆1,665Updated 2 weeks ago
- chisel tutorial exercises and answers☆734Updated 3 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆991Updated last month
- ☆181Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,966Updated last week
- Collect some IC textbooks for learning.☆163Updated 3 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 7 months ago
- The Ultra-Low Power RISC-V Core☆1,607Updated last month
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆207Updated 3 months ago
- ☆345Updated 2 weeks ago
- ☆642Updated 4 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆656Updated 2 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆304Updated 7 years ago
- ☆290Updated last week
- 关于RISC-V你所需要知道的一切☆561Updated 2 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆587Updated last year
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆491Updated last year