THU-DSP-LAB / ventus-gpgpuLinks
GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
☆864Updated last week
Alternatives and similar repositories for ventus-gpgpu
Users that are interested in ventus-gpgpu are comparing it to the libraries listed below
Sorting:
- Documentation for XiangShan☆432Updated last week
- Berkeley's Spatial Array Generator☆1,195Updated last week
- ☆214Updated last month
- Simple RISC-V 3-stage Pipeline in Chisel☆603Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆484Updated 2 months ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆443Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,107Updated last year
- ☆209Updated 3 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆193Updated last year
- OpenXuantie - OpenC910 Core☆1,384Updated last year
- ☆1,874Updated last week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆622Updated last year
- Digital Design with Chisel☆891Updated 2 months ago
- ☆219Updated 7 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆161Updated 11 months ago
- A template project for beginning new Chisel work☆689Updated 4 months ago
- ☆127Updated 3 years ago
- ☆360Updated this week
- 关于RISC-V你所需要知道的一切☆559Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆220Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,115Updated last week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆333Updated last week
- Collect some IC textbooks for learning.☆181Updated 3 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆337Updated 8 years ago
- chisel tutorial exercises and answers☆744Updated 4 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆138Updated 11 months ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆482Updated 3 weeks ago
- Super fast RISC-V ISA emulator for XiangShan processor☆307Updated last week
- BookSim 2.0☆398Updated last year
- educational microarchitectures for risc-v isa☆732Updated 4 months ago