THU-DSP-LAB / ventus-gpgpuLinks
GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
☆807Updated this week
Alternatives and similar repositories for ventus-gpgpu
Users that are interested in ventus-gpgpu are comparing it to the libraries listed below
Sorting:
- Documentation for XiangShan☆426Updated last week
- Berkeley's Spatial Array Generator☆1,066Updated last month
- ☆206Updated 5 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆463Updated 2 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆591Updated last year
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆412Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,065Updated last year
- OpenXuantie - OpenC910 Core☆1,328Updated last year
- ☆123Updated 3 years ago
- ☆1,683Updated last week
- Digital Design with Chisel☆861Updated last week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆179Updated 11 months ago
- ☆195Updated 3 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆593Updated last year
- A template project for beginning new Chisel work☆662Updated 2 weeks ago
- ☆183Updated last week
- ☆347Updated last month
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,986Updated this week
- chisel tutorial exercises and answers☆733Updated 3 years ago
- Collect some IC textbooks for learning.☆166Updated 3 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆294Updated last week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆210Updated 4 months ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆307Updated 7 years ago
- 关于RISC-V你所需要知道的一切☆559Updated 2 years ago
- educational microarchitectures for risc-v isa☆718Updated last month
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆402Updated 2 months ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,093Updated 10 months ago
- The Ultra-Low Power RISC-V Core☆1,621Updated 2 months ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆658Updated 2 years ago