THU-DSP-LAB / ventus-gpgpuLinks
GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
☆788Updated last week
Alternatives and similar repositories for ventus-gpgpu
Users that are interested in ventus-gpgpu are comparing it to the libraries listed below
Sorting:
- Documentation for XiangShan☆423Updated last week
- Berkeley's Spatial Array Generator☆1,031Updated 4 months ago
- ☆204Updated 4 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆454Updated last month
- Simple RISC-V 3-stage Pipeline in Chisel☆589Updated last year
- OpenXuantie - OpenC910 Core☆1,301Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,061Updated 11 months ago
- ☆122Updated 3 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆588Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆178Updated 10 months ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆401Updated last year
- A template project for beginning new Chisel work☆659Updated 3 months ago
- Digital Design with Chisel☆855Updated this week
- ☆184Updated 2 months ago
- ☆1,637Updated this week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆206Updated 2 months ago
- 关于RISC-V你所需要知道的一切☆562Updated 2 years ago
- ☆182Updated 3 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 6 months ago
- The Ultra-Low Power RISC-V Core☆1,571Updated 3 weeks ago
- Collect some IC textbooks for learning.☆155Updated 3 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆301Updated 7 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆300Updated 3 months ago
- ☆289Updated this week
- ☆343Updated last week
- ☆156Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,946Updated last week
- chisel tutorial exercises and answers☆736Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,087Updated 3 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆369Updated last month