Alternatives and similar repositories for ventus-gpgpu:

Users that are interested in ventus-gpgpu are comparing it to the libraries listed below

• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆394Updated this week
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆854Updated last month
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆391Updated this week
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,194Updated 6 months ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆555Updated 5 months ago
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆608Updated last week
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆549Updated last year
• umd-memsys / DRAMsim3
  DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator
  ☆334Updated 5 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆697Updated 5 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,361Updated 3 months ago
• vortexgpgpu / vortex_tutorials
  ☆153Updated 2 months ago
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆706Updated 3 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆795Updated last week
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,000Updated 4 months ago
• OSCPU / NutShell-doc
  ☆119Updated 2 years ago
• vortexgpgpu / vortex
  ☆1,336Updated this week
• OpenXiangShan / NEMU
  ☆250Updated this week
• cnrv / home
  为推广RISC-V尽些薄力
  ☆309Updated last year
• riscv-non-isa / rvv-intrinsic-doc
  ☆303Updated last month
• soDLA-publishment / soDLA
  Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated
  ☆226Updated 2 weeks ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆915Updated 3 years ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,051Updated 4 months ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,721Updated this week
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆131Updated 3 months ago
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆239Updated 8 months ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆180Updated 2 months ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆271Updated last year
• JunningWu / Learning-NVDLA-Notes
  NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…
  ☆224Updated 6 years ago
• Evensgn / RISC-V-CPU
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆250Updated 7 years ago
• apache / tvm-vta
  Open, Modular, Deep Learning Accelerator
  ☆266Updated 9 months ago