THU-DSP-LAB / ventus-gpgpuLinks
GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
☆758Updated this week
Alternatives and similar repositories for ventus-gpgpu
Users that are interested in ventus-gpgpu are comparing it to the libraries listed below
Sorting:
- Documentation for XiangShan☆417Updated this week
- Berkeley's Spatial Array Generator☆972Updated 2 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆436Updated last week
- A template project for beginning new Chisel work☆646Updated last month
- ☆194Updated 2 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆581Updated 10 months ago
- ☆174Updated 2 weeks ago
- ☆1,551Updated this week
- ☆163Updated last month
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,045Updated 9 months ago
- Digital Design with Chisel☆842Updated last month
- Instruction Set Generator initially contributed by Futurewei☆289Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,877Updated last week
- OpenXuantie - OpenC910 Core☆1,285Updated 11 months ago
- 关于RISC-V你所需要知道的一切☆561Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 4 months ago
- ☆122Updated 2 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆102Updated 4 months ago
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- educational microarchitectures for risc-v isa☆715Updated 3 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆203Updated 3 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,041Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆504Updated 4 months ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。☆247Updated 6 years ago
- The Ultra-Low Power RISC-V Core☆1,528Updated 8 months ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,019Updated 7 months ago
- A scalable High-Level Synthesis framework on MLIR☆261Updated last year
- Open, Modular, Deep Learning Accelerator☆292Updated last year
- ☆335Updated last week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆171Updated 8 months ago