GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
☆932Jul 8, 2026Updated 2 weeks ago
Alternatives and similar repositories for ventus-gpgpu
Users that are interested in ventus-gpgpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆2,167Updated this week
- GPGPU supporting RISCV-V, developed with verilog HDL☆161Feb 24, 2025Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆52Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆531Jun 8, 2026Updated last month
- Open-source high-performance RISC-V processor☆7,156Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- An open source GPU based off of the AMD Southern Islands ISA.☆1,396Aug 18, 2025Updated 11 months ago
- GPGPU microprocessor architecture☆2,211Nov 8, 2024Updated last year
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,354Nov 22, 2024Updated last year
- Berkeley's Spatial Array Generator☆1,405Jun 30, 2026Updated 3 weeks ago
- OpenXuantie - OpenC910 Core☆1,459Jun 28, 2024Updated 2 years ago
- ☆144May 23, 2024Updated 2 years ago
- ☆242Jun 25, 2025Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆661Aug 13, 2024Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆186Apr 1, 2026Updated 3 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆34May 17, 2026Updated 2 months ago
- A fork of Xiangshan for AI☆56Updated this week
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,676Feb 15, 2025Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,201Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,339Updated this week
- This is the top-level repository for the Accel-Sim framework.☆630Mar 24, 2026Updated 4 months ago
- ☆233May 11, 2026Updated 2 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆217Oct 14, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,890Aug 6, 2025Updated 11 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Digital Design with Chisel☆922Updated this week
- RISC-V SoC designed by students in UCAS☆1,537Jun 5, 2026Updated last month
- A Chisel RTL generator for network-on-chip interconnects☆233Nov 7, 2025Updated 8 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆617Aug 9, 2024Updated last year
- ☆319Updated this week
- Rocket Chip Generator☆3,824Jun 2, 2026Updated last month
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆120May 11, 2023Updated 3 years ago
- A machine learning accelerator core designed for energy-efficient AI at the edge.☆2,474Updated this week
- LLVM OpenCL C compiler suite for ventus GPGPU☆64Jul 17, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆210Jun 25, 2020Updated 6 years ago
- Chisel: A Modern Hardware Design Language☆4,737Updated this week
- A template project for beginning new Chisel work☆704Feb 24, 2026Updated 5 months ago
- ☆85Jun 1, 2022Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,030Updated this week
- Modern co-simulation framework for RISC-V CPUs☆183Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago