Alternatives and similar repositories for ventus-gpgpu

Users that are interested in ventus-gpgpu are comparing it to the libraries listed below

• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆425Updated this week
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆1,109Updated this week
• DawnCarol / DawnCarol
  ☆210Updated 7 months ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆600Updated last year
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,082Updated last year
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆470Updated this week
• OSCPU / NutShell-doc
  ☆124Updated 3 years ago
• vortexgpgpu / vortex
  ☆1,753Updated this week
• umd-memsys / DRAMsim3
  DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator
  ☆425Updated last year
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆187Updated last year
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆671Updated 2 months ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,342Updated last year
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆870Updated last week
• RV-BOSC / OpenNoC
  ☆206Updated 4 months ago
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆606Updated last year
• vortexgpgpu / vortex_tutorials
  ☆197Updated 3 weeks ago
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆559Updated 2 years ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,036Updated 3 weeks ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆215Updated 5 months ago
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆736Updated 3 years ago
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆299Updated 2 weeks ago
• riscv-non-isa / rvv-intrinsic-doc
  ☆347Updated 3 weeks ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆1,008Updated last week
• booksim / booksim2
  BookSim 2.0
  ☆381Updated last year
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆170Updated 3 years ago
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆155Updated 9 months ago
• BRTResearch / AIChip_Paper_List
  ☆647Updated 4 years ago
• cxdzyq1110 / NPU_on_FPGA
  在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。
  ☆274Updated 7 years ago
• tukl-msd / DRAMSys
  DRAMSys a SystemC TLM-2.0 based DRAM simulator.
  ☆318Updated 2 months ago
• Evensgn / RISC-V-CPU
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆318Updated 7 years ago