THU-DSP-LAB / ventus-gpgpu
GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
☆735Updated last week
Alternatives and similar repositories for ventus-gpgpu
Users that are interested in ventus-gpgpu are comparing it to the libraries listed below
Sorting:
- Documentation for XiangShan☆413Updated this week
- Berkeley's Spatial Array Generator☆946Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆424Updated last week
- ☆189Updated last month
- OpenXuantie - OpenC910 Core☆1,265Updated 10 months ago
- ☆1,508Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,035Updated 8 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆575Updated 9 months ago
- 32-bit Superscalar RISC-V CPU☆1,014Updated 3 years ago
- ☆122Updated 2 years ago
- Digital Design with Chisel☆832Updated last week
- The Ultra-Low Power RISC-V Core☆1,490Updated 7 months ago
- ☆171Updated 3 weeks ago
- A template project for beginning new Chisel work☆635Updated last week
- ☆155Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆713Updated 2 months ago
- ☆274Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,844Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆488Updated 3 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆950Updated 3 weeks ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆195Updated last month
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆564Updated 9 months ago
- 关于RISC-V你所需要知道的一切☆557Updated 2 years ago
- chisel tutorial exercises and answers☆724Updated 3 years ago
- VeeR EH1 core☆875Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,272Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆490Updated 5 months ago
- 为推广RISC-V尽些薄力☆312Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。☆239Updated 6 years ago
- Random instruction generator for RISC-V processor verification☆1,113Updated 3 months ago