GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
☆922Jun 27, 2026Updated last week
Alternatives and similar repositories for ventus-gpgpu
Users that are interested in ventus-gpgpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆2,134Updated this week
- GPGPU supporting RISCV-V, developed with verilog HDL☆155Feb 24, 2025Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆52May 31, 2026Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆526Jun 8, 2026Updated 3 weeks ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,385Aug 18, 2025Updated 10 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Open-source high-performance RISC-V processor☆7,106Updated this week
- GPGPU microprocessor architecture☆2,202Nov 8, 2024Updated last year
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,339Nov 22, 2024Updated last year
- ☆144May 23, 2024Updated 2 years ago
- ☆238Jun 25, 2025Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆659Aug 13, 2024Updated last year
- Berkeley's Spatial Array Generator☆1,380Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆183Apr 1, 2026Updated 3 months ago
- OpenXuantie - OpenC910 Core☆1,448Jun 28, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,309Jun 26, 2026Updated last week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆34May 17, 2026Updated last month
- GPGPU-Sim provides a detailed simulation model of contemporary NVIDIA GPUs running CUDA and/or OpenCL workloads. It includes support for…☆1,651Feb 15, 2025Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,186Jun 26, 2026Updated last week
- ☆227May 11, 2026Updated last month
- 体系结构研讨 + ysyx高阶大纲 (WIP☆218Oct 14, 2024Updated last year
- Digital Design with Chisel☆923Jun 15, 2026Updated 2 weeks ago
- The Ultra-Low Power RISC-V Core☆1,867Aug 6, 2025Updated 10 months ago
- RISC-V SoC designed by students in UCAS☆1,534Jun 5, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Chisel RTL generator for network-on-chip interconnects☆232Nov 7, 2025Updated 7 months ago
- This is the top-level repository for the Accel-Sim framework.☆613Mar 24, 2026Updated 3 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆615Aug 9, 2024Updated last year
- ☆319May 13, 2026Updated last month
- Rocket Chip Generator☆3,803Jun 2, 2026Updated last month
- LLVM OpenCL C compiler suite for ventus GPGPU☆63May 25, 2026Updated last month
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆120May 11, 2023Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆210Jun 25, 2020Updated 6 years ago
- A template project for beginning new Chisel work☆702Feb 24, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Chisel: A Modern Hardware Design Language☆4,701Jun 28, 2026Updated last week
- Modern co-simulation framework for RISC-V CPUs☆181Jun 27, 2026Updated last week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆165Jan 25, 2024Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Jun 27, 2026Updated last week
- Chisel implementation of Neural Processing Unit for System on the Chip☆34May 22, 2026Updated last month
- documentation for ventus gpgpu☆20Mar 25, 2025Updated last year
- A Fast, Low-Overhead On-chip Network☆315Updated this week