Alternatives and similar repositories for ventus-gpgpu

Users that are interested in ventus-gpgpu are comparing it to the libraries listed below

• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆429Updated last week
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆1,162Updated this week
• DawnCarol / DawnCarol
  ☆210Updated 8 months ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆602Updated last year
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,362Updated last year
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,097Updated last year
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆481Updated last month
• OSCPU / NutShell-doc
  ☆125Updated 3 years ago
• umd-memsys / DRAMsim3
  DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator
  ☆434Updated last year
• vortexgpgpu / vortex
  ☆1,838Updated this week
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆680Updated 3 months ago
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆616Updated last year
• vortexgpgpu / vortex_tutorials
  ☆205Updated 2 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆889Updated last month
• RV-BOSC / OpenNoC
  ☆214Updated 6 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆192Updated last year
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,082Updated this week
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆558Updated 2 years ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,683Updated 4 months ago
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆303Updated this week
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆739Updated 3 years ago
• OSCPU / ysyx-workbench
  ☆159Updated last week
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆217Updated last month
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,160Updated 4 years ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆1,035Updated 3 weeks ago
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆179Updated 3 years ago
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆156Updated 10 months ago
• Evensgn / RISC-V-CPU
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆326Updated 7 years ago
• tukl-msd / DRAMSys
  DRAMSys a SystemC TLM-2.0 based DRAM simulator.
  ☆325Updated 3 weeks ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆728Updated 4 months ago