THU-DSP-LAB / ventus-gpgpu
GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
☆719Updated last week
Alternatives and similar repositories for ventus-gpgpu:
Users that are interested in ventus-gpgpu are comparing it to the libraries listed below
- Documentation for XiangShan☆408Updated this week
- Berkeley's Spatial Array Generator☆911Updated last month
- Simple RISC-V 3-stage Pipeline in Chisel☆565Updated 7 months ago
- ☆171Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆414Updated 2 weeks ago
- OpenXuantie - OpenC910 Core☆1,248Updated 9 months ago
- ☆1,454Updated 2 weeks ago
- A template project for beginning new Chisel work☆627Updated 2 months ago
- Digital Design with Chisel☆821Updated last week
- ☆161Updated 2 months ago
- educational microarchitectures for risc-v isa☆710Updated 3 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,020Updated 6 months ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆360Updated 8 months ago
- ☆122Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,800Updated this week
- ☆134Updated last month
- Chisel examples and code snippets☆249Updated 2 years ago
- chisel tutorial exercises and answers☆716Updated 3 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆194Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆471Updated last month
- 32-bit Superscalar RISC-V CPU☆975Updated 3 years ago
- ☆319Updated this week
- Instruction Set Generator initially contributed by Futurewei☆274Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆150Updated 5 months ago
- VeeR EH1 core☆865Updated last year
- ☆312Updated 6 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,246Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆133Updated last month
- GPGPU supporting RISCV-V, developed with verilog HDL☆91Updated last month
- ☆271Updated this week