Vector processor for RISC-V vector ISA
☆138Oct 19, 2020Updated 5 years ago
Alternatives and similar repositories for RISC-V-Vector
Users that are interested in RISC-V-Vector are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 256-bit vector processor based on the RISC-V vector (V) extension☆33May 1, 2021Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆524Jun 2, 2026Updated last week
- RISC-V Zve32x Vector Coprocessor☆219Jan 22, 2026Updated 4 months ago
- DUTH RISC-V Microprocessor☆26Apr 5, 2026Updated 2 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆64Dec 19, 2021Updated 4 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆235Aug 25, 2020Updated 5 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- Unit tests generator for RVV 1.0☆113May 25, 2026Updated 2 weeks ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- ☆318May 13, 2026Updated 3 weeks ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 6 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆251May 29, 2026Updated last week
- RiVEC Bencmark Suite☆132Nov 27, 2024Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- Open-source non-blocking L2 cache☆62Updated this week
- ☆14Feb 24, 2025Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆183Apr 1, 2026Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆146Apr 23, 2026Updated last month
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 9 months ago
- ☆266Dec 22, 2022Updated 3 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Mar 27, 2018Updated 8 years ago
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- ☆22Nov 3, 2025Updated 7 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆149Apr 19, 2026Updated last month
- ☆12Feb 15, 2024Updated 2 years ago
- Working draft of the proposed RISC-V V vector extension☆1,081Mar 17, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21May 12, 2026Updated 3 weeks ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆913Jun 2, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated last week
- VeeR EL2 Core☆339Updated this week
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14May 20, 2026Updated 2 weeks ago