ic-lab-duth / RISC-V-VectorLinks
Vector processor for RISC-V vector ISA
☆119Updated 4 years ago
Alternatives and similar repositories for RISC-V-Vector
Users that are interested in RISC-V-Vector are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- ☆158Updated last month
- Verilog Configurable Cache☆178Updated 6 months ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆159Updated last week
- RISC-V Verification Interface☆92Updated 3 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆125Updated 7 years ago
- ☆42Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆101Updated 4 years ago
- ☆33Updated 6 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Pure digital components of a UCIe controller☆63Updated last week
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- ☆49Updated 6 years ago
- IEEE 754 floating point unit in Verilog☆137Updated 9 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated last week
- Advanced Architecture Labs with CVA6☆61Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year