Vector processor for RISC-V vector ISA
☆141Oct 19, 2020Updated 5 years ago
Alternatives and similar repositories for RISC-V-Vector
Users that are interested in RISC-V-Vector are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 256-bit vector processor based on the RISC-V vector (V) extension☆33May 1, 2021Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆531Jun 8, 2026Updated last month
- RISC-V Zve32x Vector Coprocessor☆221Jan 22, 2026Updated 5 months ago
- DUTH RISC-V Microprocessor☆26Apr 5, 2026Updated 3 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆65Dec 19, 2021Updated 4 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 5 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- Unit tests generator for RVV 1.0☆114May 25, 2026Updated last month
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆259Updated this week
- RiVEC Bencmark Suite☆133Nov 27, 2024Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆165Jan 25, 2024Updated 2 years ago
- ☆14Updated this week
- Open-source non-blocking L2 cache☆65Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆186Apr 1, 2026Updated 3 months ago
- ☆319May 13, 2026Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆153Updated this week
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆17Jul 12, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 10 months ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 3 years ago
- VeeR EH2 core☆273Updated this week
- ☆16Apr 21, 2019Updated 7 years ago
- ☆22Nov 3, 2025Updated 8 months ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Mar 27, 2018Updated 8 years ago
- Instruction Set Generator initially contributed by Futurewei☆311Oct 17, 2023Updated 2 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Jul 9, 2026Updated last week
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆33Aug 28, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Working draft of the proposed RISC-V V vector extension☆1,088Mar 17, 2024Updated 2 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,266May 29, 2026Updated last month
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆931Jul 8, 2026Updated last week
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆13May 31, 2026Updated last month
- VeeR EL2 Core☆342Updated this week