ic-lab-duth / RISC-V-VectorLinks
Vector processor for RISC-V vector ISA
☆119Updated 4 years ago
Alternatives and similar repositories for RISC-V-Vector
Users that are interested in RISC-V-Vector are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- Verilog Configurable Cache☆178Updated 6 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆125Updated 7 years ago
- ☆158Updated last month
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆160Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- Pure digital components of a UCIe controller☆63Updated this week
- ☆33Updated 6 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- ☆42Updated 3 years ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- An Open-Source Design and Verification Environment for RISC-V☆80Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆100Updated last year