ic-lab-duth / RISC-V-VectorLinks
Vector processor for RISC-V vector ISA
☆121Updated 4 years ago
Alternatives and similar repositories for RISC-V-Vector
Users that are interested in RISC-V-Vector are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆157Updated last week
- A Fast, Low-Overhead On-chip Network☆211Updated this week
- Network on Chip Implementation written in SytemVerilog☆178Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆202Updated last month
- Verilog Configurable Cache☆178Updated 6 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 7 months ago
- RISC-V Verification Interface☆94Updated 3 weeks ago
- ☆163Updated last month
- Unit tests generator for RVV 1.0☆88Updated last month
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆165Updated this week
- Pure digital components of a UCIe controller☆63Updated this week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- ☆96Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- A dynamic verification library for Chisel.☆151Updated 7 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆126Updated 7 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆136Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- Generic Register Interface (contains various adapters)☆121Updated last week
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 4 months ago