Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
☆235Jan 14, 2026Updated last month
Alternatives and similar repositories for riscv-ocelot
Users that are interested in riscv-ocelot are comparing it to the libraries listed below
Sorting:
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆12Jan 14, 2026Updated last month
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆497Updated this week
- Self checking RISC-V directed tests☆119Jun 3, 2025Updated 9 months ago
- VRoom! RISC-V CPU☆518Sep 2, 2024Updated last year
- ☆81Feb 7, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,090Feb 5, 2026Updated last month
- RISC-V Matrix Specification☆23Dec 2, 2024Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆144Jan 27, 2026Updated last month
- A matrix extension proposal for AI applications under RISC-V architecture☆164Feb 11, 2025Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,160Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆136Feb 25, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,837Updated this week
- A Rocket-based RISC-V superscalar in-order core☆38Feb 24, 2026Updated last week
- Vector processor for RISC-V vector ISA☆138Oct 19, 2020Updated 5 years ago
- ☆15Dec 15, 2022Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆571Oct 21, 2025Updated 4 months ago
- RISC-V Zve32x Vector Coprocessor☆210Jan 22, 2026Updated last month
- Tenstorrent Kernel Module☆60Updated this week
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆57Dec 3, 2025Updated 3 months ago
- ☆368Sep 12, 2025Updated 5 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆49Feb 11, 2026Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated 2 weeks ago
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- ☆27Aug 2, 2021Updated 4 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- ☆309Jan 23, 2026Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Tenstorrent Topology (TT-Topology) is a command line utility used to flash multiple NB cards on a system to use specific eth routing conf…☆16Feb 26, 2026Updated last week
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Mar 26, 2024Updated last year
- Sail RISC-V model☆672Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆197Mar 2, 2026Updated last week
- RISC-V Formal Verification Framework☆182Updated this week
- The OpenPiton Platform☆774Feb 25, 2026Updated last week
- ☆1,913Updated this week
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆163May 1, 2022Updated 3 years ago