tenstorrent / riscv-ocelotLinks
Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
☆178Updated last week
Alternatives and similar repositories for riscv-ocelot
Users that are interested in riscv-ocelot are comparing it to the libraries listed below
Sorting:
- Tile based architecture designed for computing efficiency, scalability and generality☆266Updated last week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆227Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated this week
- Vector Acceleration IP core for RISC-V*☆183Updated 4 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆232Updated 10 months ago
- Chisel RISC-V Vector 1.0 Implementation☆112Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- An energy-efficient RISC-V floating-point compute cluster.☆110Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆183Updated last week
- RiscyOO: RISC-V Out-of-Order Processor☆162Updated 5 years ago
- ☆297Updated last week
- Self checking RISC-V directed tests☆112Updated 4 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆286Updated this week
- ☆108Updated last month
- ☆145Updated last year
- ☆56Updated 2 weeks ago
- high-performance RTL simulator☆178Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆220Updated 3 weeks ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated last week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆158Updated 3 years ago
- RISC-V Torture Test☆197Updated last year
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆282Updated 2 weeks ago
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆211Updated this week
- ☆347Updated 3 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated last year
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆189Updated 2 weeks ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆106Updated 4 months ago