tenstorrent / riscv-ocelotView external linksLinks
Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
☆229Jan 14, 2026Updated last month
Alternatives and similar repositories for riscv-ocelot
Users that are interested in riscv-ocelot are comparing it to the libraries listed below
Sorting:
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆12Jan 14, 2026Updated last month
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Dec 23, 2021Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 7 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆487Nov 27, 2025Updated 2 months ago
- Self checking RISC-V directed tests☆119Jun 3, 2025Updated 8 months ago
- VRoom! RISC-V CPU☆516Sep 2, 2024Updated last year
- ☆79Feb 7, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,074Feb 5, 2026Updated last week
- RISC-V Matrix Specification☆23Dec 2, 2024Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆143Jan 27, 2026Updated 3 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆162Feb 11, 2025Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆133Oct 4, 2025Updated 4 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,809Updated this week
- A Rocket-based RISC-V superscalar in-order core☆38Oct 5, 2025Updated 4 months ago
- Vector processor for RISC-V vector ISA☆137Oct 19, 2020Updated 5 years ago
- ☆15Dec 15, 2022Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆569Oct 21, 2025Updated 3 months ago
- RISC-V Zve32x Vector Coprocessor☆206Jan 22, 2026Updated 3 weeks ago
- Tenstorrent Kernel Module☆59Updated this week
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆56Dec 3, 2025Updated 2 months ago
- ☆367Sep 12, 2025Updated 5 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆277Jan 10, 2026Updated last month
- VeeR EH1 core☆925May 29, 2023Updated 2 years ago
- ☆27Aug 2, 2021Updated 4 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆136Updated this week
- ☆306Jan 23, 2026Updated 3 weeks ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Tenstorrent Topology (TT-Topology) is a command line utility used to flash multiple NB cards on a system to use specific eth routing conf…☆16Jan 30, 2026Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Feb 5, 2026Updated last week
- RISC-V Formal Verification Framework☆178Jan 19, 2026Updated 3 weeks ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Mar 26, 2024Updated last year
- Sail RISC-V model☆667Updated this week
- The OpenPiton Platform☆769Sep 24, 2025Updated 4 months ago
- ☆1,897Updated this week
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆162May 1, 2022Updated 3 years ago