tenstorrent / riscv-ocelotLinks
Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
☆180Updated last week
Alternatives and similar repositories for riscv-ocelot
Users that are interested in riscv-ocelot are comparing it to the libraries listed below
Sorting:
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated last month
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Self checking RISC-V directed tests☆113Updated 4 months ago
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 2 weeks ago
- ☆190Updated last year
- RISC-V Torture Test☆200Updated last year
- An energy-efficient RISC-V floating-point compute cluster.☆113Updated this week
- ☆297Updated last month
- ☆59Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆159Updated 3 years ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Ariane is a 6-stage RISC-V CPU☆149Updated 5 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆189Updated this week
- ☆349Updated last month
- ☆148Updated 2 years ago
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆216Updated last week
- Unit tests generator for RVV 1.0☆92Updated 3 weeks ago
- ☆108Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Open-source RTL logic simulator with CUDA acceleration☆222Updated 3 weeks ago
- high-performance RTL simulator☆180Updated last year