Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
☆260Jul 28, 2026Updated this week
Alternatives and similar repositories for riscv-ocelot
Users that are interested in riscv-ocelot are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆12May 29, 2026Updated 2 months ago
- ☆95Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated 2 weeks ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆69Jul 11, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆532Jun 8, 2026Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,201Jul 22, 2026Updated last week
- A Rocket-based RISC-V superscalar in-order core☆42Jul 12, 2026Updated 2 weeks ago
- Self checking RISC-V directed tests☆125Jun 3, 2025Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,344Updated this week
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆20Updated this week
- RISC-V Matrix Specification☆26Dec 2, 2024Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,038Updated this week
- ☆43Updated this week
- VRoom! RISC-V CPU☆522Sep 2, 2024Updated last year
- ☆319Jul 22, 2026Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆186Apr 1, 2026Updated 3 months ago
- Vector processor for RISC-V vector ISA☆142Oct 19, 2020Updated 5 years ago
- RISC-V Zve32x Vector Coprocessor☆221Jan 22, 2026Updated 6 months ago
- GEMM and GEMM-Ops accelerator for PULP systems☆111Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- OpenXuantie - OpenC910 Core☆1,458Jun 28, 2024Updated 2 years ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆65Jun 22, 2026Updated last month
- ☆386Jun 14, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆225Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆301Updated this week
- ☆30Mar 1, 2025Updated last year
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆38Mar 26, 2024Updated 2 years ago
- Tenstorrent Kernel Module☆70Updated this week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tenstorrent Topology (TT-Topology) is a command line utility used to flash multiple NB cards on a system to use specific eth routing conf…☆16Updated this week
- ☆18Apr 17, 2026Updated 3 months ago
- ☆323Jan 23, 2026Updated 6 months ago
- VeeR EH2 core☆274Jul 20, 2026Updated last week
- Rocket Chip Generator☆3,826Jun 2, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆623Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆164Updated this week