tenstorrent / riscv-ocelotLinks
Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
☆169Updated 5 months ago
Alternatives and similar repositories for riscv-ocelot
Users that are interested in riscv-ocelot are comparing it to the libraries listed below
Sorting:
- Self checking RISC-V directed tests☆108Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆225Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- Vector Acceleration IP core for RISC-V*☆179Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆261Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 7 months ago
- ☆138Updated last year
- RISC-V Torture Test☆196Updated 11 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆175Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆267Updated this week
- ☆179Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆101Updated last month
- CORE-V Family of RISC-V Cores☆274Updated 4 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆165Updated this week
- An energy-efficient RISC-V floating-point compute cluster.☆88Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Instruction Set Generator initially contributed by Futurewei☆288Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆274Updated last month
- VeeR EL2 Core☆286Updated 2 weeks ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆375Updated 2 weeks ago
- A dynamic verification library for Chisel.☆151Updated 7 months ago
- A Fast, Low-Overhead On-chip Network☆211Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆504Updated 4 months ago
- ☆289Updated 3 months ago
- ☆331Updated 9 months ago
- The multi-core cluster of a PULP system.☆101Updated this week
- Verilog Configurable Cache☆178Updated 6 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆153Updated 3 years ago
- Ariane is a 6-stage RISC-V CPU☆140Updated 5 years ago
- high-performance RTL simulator☆159Updated last year