tenstorrent / riscv-ocelot
Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
☆158Updated 2 months ago
Alternatives and similar repositories for riscv-ocelot:
Users that are interested in riscv-ocelot are comparing it to the libraries listed below
- Tile based architecture designed for computing efficiency, scalability and generality☆247Updated 2 weeks ago
- Vector Acceleration IP core for RISC-V*☆172Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆219Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆222Updated 3 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆170Updated 7 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆99Updated last week
- RISC-V Torture Test☆183Updated 8 months ago
- Ariane is a 6-stage RISC-V CPU☆132Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆181Updated 2 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆273Updated last year
- Self checking RISC-V directed tests☆102Updated 2 weeks ago
- ☆279Updated last week
- RiscyOO: RISC-V Out-of-Order Processor☆155Updated 4 years ago
- ☆311Updated 6 months ago
- Verilog Configurable Cache☆173Updated 3 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆150Updated 2 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆153Updated this week
- ☆168Updated last year
- VeeR EL2 Core☆266Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆186Updated last week
- ☆130Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆460Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Unit tests generator for RVV 1.0☆79Updated last week
- RISC-V IOMMU Specification☆109Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆150Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆88Updated 11 months ago
- RISC-V Formal Verification Framework☆129Updated last week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 4 months ago