RISC-V Tools (ISA Simulator and Tests)
☆1,192Dec 22, 2022Updated 3 years ago
Alternatives and similar repositories for riscv-tools
Users that are interested in riscv-tools are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GNU toolchain for RISC-V, including GCC☆4,520Updated this week
- Spike, a RISC-V ISA Simulator☆3,136Jun 1, 2026Updated last week
- RISC-V Linux Port☆608Apr 12, 2019Updated 7 years ago
- Rocket Chip Generator☆3,792Jun 2, 2026Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,845Mar 24, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V Instruction Set Manual☆4,653Updated this week
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆388Apr 12, 2019Updated 7 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,174Mar 11, 2026Updated 3 months ago
- RISC-V Proxy Kernel☆699Oct 2, 2025Updated 8 months ago
- ☆1,202Jun 3, 2026Updated last week
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 9 months ago
- Chisel: A Modern Hardware Design Language☆4,680Jun 4, 2026Updated last week
- RISC-V Opcodes☆857May 20, 2026Updated 3 weeks ago
- ☆373May 22, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,280Jun 3, 2026Updated last week
- Support for Rocket Chip on Zynq FPGAs☆422Jan 29, 2019Updated 7 years ago
- chisel tutorial exercises and answers☆753Jan 6, 2022Updated 4 years ago
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 4 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,138Sep 10, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated 2 weeks ago
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,019Updated this week
- Fork of OpenOCD that has RISC-V support☆516Oct 9, 2025Updated 8 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- RISC-V Assembly Programmer's Manual☆1,635Jun 4, 2026Updated last week
- RISC-V simulator for x86-64☆725Feb 5, 2022Updated 4 years ago
- Working draft of the proposed RISC-V V vector extension☆1,083Mar 17, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,856Aug 6, 2025Updated 10 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Random instruction generator for RISC-V processor verification☆1,310Apr 3, 2026Updated 2 months ago
- JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.☆358Aug 25, 2020Updated 5 years ago
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆115Mar 24, 2021Updated 5 years ago
- A template project for beginning new Chisel work☆701Feb 24, 2026Updated 3 months ago
- RISC-V Cores, SoC platforms and SoCs☆929Mar 26, 2021Updated 5 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week