RISC-V Tools (ISA Simulator and Tests)
☆1,195Dec 22, 2022Updated 3 years ago
Alternatives and similar repositories for riscv-tools
Users that are interested in riscv-tools are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GNU toolchain for RISC-V, including GCC☆4,637Aug 27, 2026Updated last month
- Spike, a RISC-V ISA Simulator☆3,243Updated this week
- RISC-V Linux Port☆607Apr 12, 2019Updated 7 years ago
- Rocket Chip Generator☆3,884Sep 13, 2026Updated 3 weeks ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,855Mar 24, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆389Apr 12, 2019Updated 7 years ago
- RISC-V Instruction Set Manual☆4,846Updated this week
- Source files for SiFive's Freedom platforms☆1,148Jul 17, 2026Updated 2 months ago
- RISC-V Proxy Kernel☆709Oct 2, 2025Updated last year
- ☆1,249Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,257Updated this week
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- Chisel: A Modern Hardware Design Language☆4,807Updated this week
- RISC-V Opcodes☆884Sep 18, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆367May 22, 2023Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,153Updated this week
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- Support for Rocket Chip on Zynq FPGAs☆424Jan 29, 2019Updated 7 years ago
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,418Updated this week
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,282Sep 27, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,163Sep 21, 2026Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,310Oct 1, 2026Updated last week
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,047Updated this week
- Open Source Software for Developing on the Freedom E Platform - Deprecated☆584Jul 1, 2024Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- Fork of OpenOCD that has RISC-V support☆517Jul 17, 2026Updated 2 months ago
- RISC-V Assembly Programmer's Manual☆1,653Updated this week
- RISC-V simulator for x86-64☆727Feb 5, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Working draft of the proposed RISC-V V vector extension☆1,088Mar 17, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,937Sep 25, 2026Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,364Sep 21, 2026Updated 2 weeks ago
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.☆360Aug 25, 2020Updated 6 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆115Mar 24, 2021Updated 5 years ago
- A template project for beginning new Chisel work☆708Feb 24, 2026Updated 7 months ago