RISC-V Tools (ISA Simulator and Tests)
☆1,192Dec 22, 2022Updated 3 years ago
Alternatives and similar repositories for riscv-tools
Users that are interested in riscv-tools are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GNU toolchain for RISC-V, including GCC☆4,466Updated this week
- Spike, a RISC-V ISA Simulator☆3,083Updated this week
- RISC-V Linux Port☆607Apr 12, 2019Updated 7 years ago
- Rocket Chip Generator☆3,750Apr 21, 2026Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,838Mar 24, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RISC-V Instruction Set Manual☆4,598Updated this week
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆389Apr 12, 2019Updated 7 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,142Mar 11, 2026Updated last month
- RISC-V Proxy Kernel☆691Oct 2, 2025Updated 7 months ago
- ☆1,177Apr 24, 2026Updated last week
- educational microarchitectures for risc-v isa☆747Sep 1, 2025Updated 8 months ago
- Chisel: A Modern Hardware Design Language☆4,644Updated this week
- RISC-V Opcodes☆853Updated this week
- ☆372May 22, 2023Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,906Apr 23, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,234Updated this week
- Support for Rocket Chip on Zynq FPGAs☆422Jan 29, 2019Updated 7 years ago
- chisel tutorial exercises and answers☆751Jan 6, 2022Updated 4 years ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,125Feb 11, 2026Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,121Jun 27, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,125Sep 10, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,221Apr 17, 2026Updated 2 weeks ago
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,010Mar 9, 2026Updated last month
- Fork of OpenOCD that has RISC-V support☆514Oct 9, 2025Updated 6 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- RISC-V Assembly Programmer's Manual☆1,629Updated this week
- RISC-V simulator for x86-64☆721Feb 5, 2022Updated 4 years ago
- Working draft of the proposed RISC-V V vector extension☆1,077Mar 17, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,819Aug 6, 2025Updated 8 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Random instruction generator for RISC-V processor verification☆1,288Apr 3, 2026Updated 3 weeks ago
- JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.☆357Aug 25, 2020Updated 5 years ago
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆115Mar 24, 2021Updated 5 years ago
- A template project for beginning new Chisel work☆697Feb 24, 2026Updated 2 months ago
- RISC-V Cores, SoC platforms and SoCs☆920Mar 26, 2021Updated 5 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,859Apr 14, 2026Updated 2 weeks ago