RISC-V Tools (ISA Simulator and Tests)
☆1,193Dec 22, 2022Updated 3 years ago
Alternatives and similar repositories for riscv-tools
Users that are interested in riscv-tools are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GNU toolchain for RISC-V, including GCC☆4,567Jul 15, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,177Jul 14, 2026Updated last week
- RISC-V Linux Port☆606Apr 12, 2019Updated 7 years ago
- Rocket Chip Generator☆3,821Jun 2, 2026Updated last month
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,847Mar 24, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆388Apr 12, 2019Updated 7 years ago
- RISC-V Instruction Set Manual☆4,726Updated this week
- Source files for SiFive's Freedom platforms☆1,145Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,199Updated this week
- RISC-V Proxy Kernel☆706Oct 2, 2025Updated 9 months ago
- ☆1,222Jun 3, 2026Updated last month
- educational microarchitectures for risc-v isa☆752Sep 1, 2025Updated 10 months ago
- Chisel: A Modern Hardware Design Language☆4,731Updated this week
- RISC-V Opcodes☆873Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆374May 22, 2023Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,026Updated this week
- chisel tutorial exercises and answers☆755Jan 6, 2022Updated 4 years ago
- Support for Rocket Chip on Zynq FPGAs☆422Jan 29, 2019Updated 7 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,338Updated this week
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,197Feb 11, 2026Updated 5 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,270Jun 27, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,142Sep 10, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,267May 29, 2026Updated last month
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,028Jun 26, 2026Updated 3 weeks ago
- Open Source Software for Developing on the Freedom E Platform - Deprecated☆583Jul 1, 2024Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- Fork of OpenOCD that has RISC-V support☆519Updated this week
- RISC-V Assembly Programmer's Manual☆1,638Updated this week
- RISC-V simulator for x86-64☆724Feb 5, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Working draft of the proposed RISC-V V vector extension☆1,088Mar 17, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,888Aug 6, 2025Updated 11 months ago
- Random instruction generator for RISC-V processor verification☆1,326Apr 3, 2026Updated 3 months ago
- Common RTL blocks used in SiFive's projects☆193May 13, 2022Updated 4 years ago
- JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.☆359Aug 25, 2020Updated 5 years ago
- A template project for beginning new Chisel work☆704Feb 24, 2026Updated 4 months ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆116Mar 24, 2021Updated 5 years ago