RISC-V Tools (ISA Simulator and Tests)
☆1,193Dec 22, 2022Updated 3 years ago
Alternatives and similar repositories for riscv-tools
Users that are interested in riscv-tools are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GNU toolchain for RISC-V, including GCC☆4,543Jun 6, 2026Updated 3 weeks ago
- Spike, a RISC-V ISA Simulator☆3,154Updated this week
- RISC-V Linux Port☆606Apr 12, 2019Updated 7 years ago
- Rocket Chip Generator☆3,803Jun 2, 2026Updated 3 weeks ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,848Mar 24, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Instruction Set Manual☆4,685Updated this week
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆388Apr 12, 2019Updated 7 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,186Updated this week
- RISC-V Proxy Kernel☆703Oct 2, 2025Updated 9 months ago
- ☆1,207Jun 3, 2026Updated 3 weeks ago
- educational microarchitectures for risc-v isa☆749Sep 1, 2025Updated 10 months ago
- Chisel: A Modern Hardware Design Language☆4,701Updated this week
- RISC-V Opcodes☆862May 20, 2026Updated last month
- ☆373May 22, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,299Jun 22, 2026Updated last week
- Support for Rocket Chip on Zynq FPGAs☆422Jan 29, 2019Updated 7 years ago
- chisel tutorial exercises and answers☆753Jan 6, 2022Updated 4 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,177Feb 11, 2026Updated 4 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,233Jun 27, 2024Updated 2 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,138Sep 10, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,255May 29, 2026Updated last month
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,020Updated this week
- Fork of OpenOCD that has RISC-V support☆517Jun 23, 2026Updated last week
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- RISC-V Assembly Programmer's Manual☆1,637Jun 4, 2026Updated 3 weeks ago
- RISC-V simulator for x86-64☆725Feb 5, 2022Updated 4 years ago
- Working draft of the proposed RISC-V V vector extension☆1,085Mar 17, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,867Aug 6, 2025Updated 10 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Random instruction generator for RISC-V processor verification☆1,316Apr 3, 2026Updated 2 months ago
- JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.☆358Aug 25, 2020Updated 5 years ago
- VeeR EH1 core☆950May 29, 2023Updated 3 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆116Mar 24, 2021Updated 5 years ago
- A template project for beginning new Chisel work☆702Feb 24, 2026Updated 4 months ago
- RISC-V Cores, SoC platforms and SoCs☆928Mar 26, 2021Updated 5 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 2 weeks ago