RISC-V Tools (ISA Simulator and Tests)
☆1,182Dec 22, 2022Updated 3 years ago
Alternatives and similar repositories for riscv-tools
Users that are interested in riscv-tools are comparing it to the libraries listed below
Sorting:
- GNU toolchain for RISC-V, including GCC☆4,409Mar 13, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,045Updated this week
- RISC-V Linux Port☆607Apr 12, 2019Updated 6 years ago
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,827Mar 24, 2021Updated 4 years ago
- RISC-V Instruction Set Manual☆4,542Updated this week
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆388Apr 12, 2019Updated 6 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,111Mar 11, 2026Updated last week
- RISC-V Proxy Kernel☆689Oct 2, 2025Updated 5 months ago
- ☆1,145Jan 22, 2026Updated 2 months ago
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- RISC-V Opcodes☆842Mar 14, 2026Updated last week
- ☆373May 22, 2023Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Updated this week
- Support for Rocket Chip on Zynq FPGAs☆419Jan 29, 2019Updated 7 years ago
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,024Jun 27, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,121Sep 10, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- RISC-V Frontend Server☆64Mar 31, 2019Updated 6 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,003Mar 9, 2026Updated last week
- Fork of OpenOCD that has RISC-V support☆511Oct 9, 2025Updated 5 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- RISC-V Assembly Programmer's Manual☆1,620Updated this week
- RISC-V simulator for x86-64☆722Feb 5, 2022Updated 4 years ago
- Working draft of the proposed RISC-V V vector extension☆1,072Mar 17, 2024Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,265Mar 5, 2026Updated 2 weeks ago
- The Ultra-Low Power RISC-V Core☆1,774Aug 6, 2025Updated 7 months ago
- JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.☆356Aug 25, 2020Updated 5 years ago
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆115Mar 24, 2021Updated 4 years ago
- A template project for beginning new Chisel work☆695Feb 24, 2026Updated 3 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆918Mar 26, 2021Updated 4 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month