RALC88 / riscv-vectorized-benchmark-suiteLinks
RiVEC Bencmark Suite
☆123Updated 10 months ago
Alternatives and similar repositories for riscv-vectorized-benchmark-suite
Users that are interested in riscv-vectorized-benchmark-suite are comparing it to the libraries listed below
Sorting:
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Modeling Architectural Platform☆211Updated this week
- ☆104Updated last week
- Unit tests generator for RVV 1.0☆92Updated last month
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆133Updated 3 weeks ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆309Updated last month
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆189Updated this week
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆55Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 2 weeks ago
- ☆192Updated this week
- ☆101Updated last year
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- ☆190Updated last year
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆212Updated 2 months ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Updated last year
- Fast and accurate DRAM power and energy estimation tool☆179Updated 2 weeks ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆116Updated 4 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated last week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆250Updated 3 years ago