RALC88 / riscv-vectorized-benchmark-suiteLinks
RiVEC Bencmark Suite
☆118Updated 8 months ago
Alternatives and similar repositories for riscv-vectorized-benchmark-suite
Users that are interested in riscv-vectorized-benchmark-suite are comparing it to the libraries listed below
Sorting:
- A matrix extension proposal for AI applications under RISC-V architecture☆150Updated 5 months ago
- Unit tests generator for RVV 1.0☆89Updated 2 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Modeling Architectural Platform☆196Updated last week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆120Updated 3 weeks ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆183Updated this week
- Vector Acceleration IP core for RISC-V*☆181Updated 2 months ago
- ☆93Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆106Updated 2 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆294Updated 2 months ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆135Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆53Updated 4 years ago
- ☆92Updated last year
- RISC-V Packed SIMD Extension☆150Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Comment on the rocket-chip source code☆180Updated 6 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆154Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated 2 months ago
- ☆182Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆107Updated 2 years ago
- ☆178Updated last month
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆32Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- XiangShan Frontend Develop Environment☆64Updated this week
- ☆37Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆190Updated 4 years ago