RALC88 / riscv-vectorized-benchmark-suiteLinks
RiVEC Bencmark Suite
☆126Updated last year
Alternatives and similar repositories for riscv-vectorized-benchmark-suite
Users that are interested in riscv-vectorized-benchmark-suite are comparing it to the libraries listed below
Sorting:
- Modeling Architectural Platform☆213Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆156Updated 10 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆160Updated last year
- Unit tests generator for RVV 1.0☆98Updated last month
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆192Updated 3 weeks ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆137Updated last month
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆325Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆124Updated 2 months ago
- ☆117Updated this week
- Wrapper for Rocket-Chip on FPGAs☆138Updated 3 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆56Updated 4 years ago
- ☆204Updated last month
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆114Updated 2 years ago
- ☆108Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆163Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆223Updated last month
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆206Updated 5 years ago
- ☆38Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆254Updated 3 years ago
- Fast and accurate DRAM power and energy estimation tool☆188Updated 2 months ago
- RISC-V Packed SIMD Extension☆154Updated last month
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆162Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆149Updated this week
- ☆190Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆285Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Comment on the rocket-chip source code☆179Updated 7 years ago