RiVEC Bencmark Suite
☆134Nov 27, 2024Updated last year
Alternatives and similar repositories for riscv-vectorized-benchmark-suite
Users that are interested in riscv-vectorized-benchmark-suite are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆155Aug 14, 2026Updated 2 months ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆19Aug 21, 2021Updated 5 years ago
- Unit tests generator for RVV 1.0☆118May 25, 2026Updated 5 months ago
- Vector processor for RISC-V vector ISA☆147Oct 19, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆561Oct 16, 2026Updated 2 weeks ago
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year
- ☆381Oct 15, 2026Updated 2 weeks ago
- RISC-V Vectorized Bencmark Suite. based on https://github.com/RALC88/riscv-vectorized-benchmark-suite☆12Oct 28, 2022Updated 4 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆161Sep 3, 2025Updated last year
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆24Oct 27, 2026Updated last week
- RISC-V vector extension ISA simulation☆18Jun 11, 2019Updated 7 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆190Apr 1, 2026Updated 7 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Working draft of the proposed RISC-V V vector extension☆1,089Mar 17, 2024Updated 2 years ago
- x86-64, ARM, and RVV intrinsics viewer☆80Sep 10, 2026Updated last month
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Apr 13, 2026Updated 6 months ago
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 3 years ago
- ☆204Dec 14, 2023Updated 2 years ago
- Swan Benchmark Suite☆14Sep 17, 2025Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- ☆15Jan 11, 2023Updated 3 years ago
- RISC-V Zve32x Vector Coprocessor☆224Jan 22, 2026Updated 9 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆60Dec 19, 2023Updated 2 years ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆13Oct 14, 2021Updated 5 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆226Oct 20, 2026Updated 2 weeks ago
- Championship Value Prediction (CVP) simulator.☆18Feb 17, 2021Updated 5 years ago
- Basic floating-point components for RISC-V processors☆69Dec 4, 2019Updated 6 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆51Aug 24, 2026Updated 2 months ago
- ☆65Dec 4, 2022Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆159Oct 25, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆970Oct 26, 2026Updated last week
- ☆324Jul 22, 2026Updated 3 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆107Oct 26, 2026Updated last week
- NeuroVectorizer is a framework that uses deep reinforcement learning (RL) to predict optimal vectorization compiler pragmas for for loops…☆100Jan 7, 2023Updated 3 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- RISC-V SystemC-TLM simulator☆362Feb 20, 2026Updated 8 months ago