RALC88 / riscv-vectorized-benchmark-suiteLinks
RiVEC Bencmark Suite
☆123Updated 10 months ago
Alternatives and similar repositories for riscv-vectorized-benchmark-suite
Users that are interested in riscv-vectorized-benchmark-suite are comparing it to the libraries listed below
Sorting:
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 7 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Modeling Architectural Platform☆206Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆130Updated last week
- Unit tests generator for RVV 1.0☆92Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆112Updated last month
- ☆97Updated last year
- ☆103Updated this week
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆306Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆189Updated 2 weeks ago
- Vector Acceleration IP core for RISC-V*☆183Updated 4 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- ☆183Updated this week
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆54Updated 4 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆116Updated 3 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆106Updated 4 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- ☆37Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆248Updated 2 years ago
- Extremely Simple Microbenchmarks☆36Updated 7 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last month
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆197Updated 5 years ago