riscvarchive/riscv-gcc external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscvarchive/riscv-gcc

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscvarchive/riscv-gcc)

Close

riscvarchive / riscv-gccView on GitHubMore

• External links
• Readme badge

☆373May 22, 2023Updated 2 years ago

Alternatives and similar repositories for riscv-gcc

Users that are interested in riscv-gcc are comparing it to the libraries listed below

• riscv-collab / riscv-gnu-toolchain

  View on GitHub
  GNU toolchain for RISC-V, including GCC
  ☆4,386Feb 13, 2026Updated 3 weeks ago
• riscvarchive / riscv-binutils-gdb

  View on GitHub
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆151Jul 7, 2022Updated 3 years ago
• riscvarchive / riscv-glibc

  View on GitHub
  RISC-V port of GNU's libc
  ☆72Mar 19, 2021Updated 4 years ago
• riscv-collab / riscv-openocd

  View on GitHub
  Fork of OpenOCD that has RISC-V support
  ☆511Oct 9, 2025Updated 5 months ago
• riscv-software-src / riscv-tools

  View on GitHub
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,178Dec 22, 2022Updated 3 years ago
• riscvarchive / riscv-dejagnu

  View on GitHub
  DejaGnu RISC-V port
  ☆14May 23, 2022Updated 3 years ago
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆687Oct 2, 2025Updated 5 months ago
• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,028Feb 26, 2026Updated last week
• riscv / riscv-isa-manual

  View on GitHub
  RISC-V Instruction Set Manual
  ☆4,521Updated this week
• riscvarchive / riscv-linux

  View on GitHub
  RISC-V Linux Port
  ☆607Apr 12, 2019Updated 6 years ago
• riscvarchive / riscv-newlib

  View on GitHub
  RISC-V port of newlib
  ☆102Mar 15, 2022Updated 3 years ago
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆505Mar 1, 2026Updated last week
• riscv / riscv-test-env

  View on GitHub
  ☆51Jan 9, 2026Updated 2 months ago
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆842Updated this week
• riscvarchive / riscv-fesvr

  View on GitHub
  RISC-V Frontend Server
  ☆64Mar 31, 2019Updated 6 years ago
• riscv-non-isa / riscv-asm-manual

  View on GitHub
  RISC-V Assembly Programmer's Manual
  ☆1,615Feb 26, 2026Updated last week
• riscvarchive / riscv-qemu

  View on GitHub
  QEMU with RISC-V (RV64G, RV32G) Emulation Support
  ☆388Apr 12, 2019Updated 6 years ago
• riscv-software-src / riscv-tests

  View on GitHub
  ☆1,133Jan 22, 2026Updated last month
• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Feb 27, 2026Updated last week
• riscvarchive / riscv-v-spec

  View on GitHub
  Working draft of the proposed RISC-V V vector extension
  ☆1,072Mar 17, 2024Updated last year
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated 2 years ago
• riscv / riscv-p-spec

  View on GitHub
  RISC-V Packed SIMD Extension
  ☆159Updated this week
• riscv-software-src / opensbi

  View on GitHub
  RISC-V Open Source Supervisor Binary Interface
  ☆1,387Feb 25, 2026Updated last week
• ucb-bar / esp-llvm

  View on GitHub
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆121Feb 10, 2021Updated 5 years ago
• riscv / riscv-arch-test

  View on GitHub
  ☆652Updated this week
• andestech / gcc

  View on GitHub
  ☆11Dec 23, 2025Updated 2 months ago
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Mar 20, 2024Updated last year
• chipsalliance / rocket-chip-blocks

  View on GitHub
  RTL blocks compatible with the Rocket Chip Generator
  ☆17Mar 30, 2025Updated 11 months ago
• sifiveinc / freedom-u-sdk

  View on GitHub
  Freedom U Software Development Kit (FUSDK)
  ☆297Jan 23, 2026Updated last month
• xpack-dev-tools / riscv-none-embed-gcc-xpack

  View on GitHub
  DEPRECATED: Please update to risc-none-elf-gcc-xpack
  ☆125Dec 22, 2022Updated 3 years ago
• openhwgroup / programs

  View on GitHub
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆225Jan 11, 2026Updated last month
• ucb-bar / riscv-torture

  View on GitHub
  RISC-V Torture Test
  ☆214Jul 11, 2024Updated last year
• riscv-non-isa / rvv-intrinsic-doc

  View on GitHub
  ☆364Feb 24, 2026Updated last week
• lowRISC / lowrisc-chip

  View on GitHub
  The root repo for lowRISC project and FPGA demos.
  ☆602Aug 3, 2023Updated 2 years ago
• riscvarchive / riscv-lld

  View on GitHub
  RISC-V port of LLVM Linker
  ☆24Aug 3, 2018Updated 7 years ago
• lowRISC / riscv-llvm

  View on GitHub
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆277Jul 26, 2024Updated last year
• riscvarchive / riscv-software-list

  View on GitHub
  The RISC-V software tools list, as seen on riscv.org
  ☆477Mar 26, 2021Updated 4 years ago
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆208Feb 27, 2026Updated last week
• riscvarchive / riscv-cores-list

  View on GitHub
  RISC-V Cores, SoC platforms and SoCs
  ☆915Mar 26, 2021Updated 4 years ago