Alternatives and similar repositories for hwacha:

Users that are interested in hwacha are comparing it to the libraries listed below

• sifive / block-inclusivecache-sifive
  ☆77Updated 2 years ago
• ucb-bar / constellation
  A Chisel RTL generator for network-on-chip interconnects
  ☆182Updated last month
• ucb-bar / dsptools
  A Library of Chisel3 Tools for Digital Signal Processing
  ☆231Updated 8 months ago
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆229Updated 4 months ago
• ccelio / chisel-style-guide
  A Style Guide for the Chisel Hardware Construction Language
  ☆106Updated 3 years ago
• cnrv / rocket-chip-read
  Comment on the rocket-chip source code
  ☆169Updated 6 years ago
• NVlabs / matchlib
  SystemC/C++ library of commonly-used hardware functions and components for HLS.
  ☆266Updated 2 months ago
• IntelLabs / riscv-vector
  Vector Acceleration IP core for RISC-V*
  ☆160Updated this week
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated 4 months ago
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆143Updated 2 months ago
• seldridge / rocket-rocc-examples
  Tests for example Rocket Custom Coprocessors
  ☆69Updated 4 years ago
• ucb-bar / gemmini-rocc-tests
  Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator
  ☆54Updated last month
• ucb-bar / testchipip
  ☆82Updated last week
• SingularityKChen / dl_accelerator
  Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions
  ☆178Updated 4 years ago
• maltanar / fpga-tidbits
  Chisel components for FPGA projects
  ☆119Updated last year
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆240Updated 3 weeks ago
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆108Updated last month
• sifive / fpga-shells
  ☆132Updated 2 years ago
• sifive / chisel-circt
  Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
  ☆70Updated last year
• sparcians / map
  Modeling Architectural Platform
  ☆175Updated this week
• pulp-platform / hero
  Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…
  ☆98Updated last year
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆101Updated 2 years ago
• ucb-bar / berkeley-hardfloat
  ☆301Updated 4 months ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆175Updated 6 months ago
• riscv-software-src / riscv-perf-model
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆148Updated this week
• chipsalliance / aib-phy-hardware
  Advanced Interface Bus (AIB) die-to-die hardware open source
  ☆130Updated 3 months ago
• Intensivate / learning-journey
  Chisel Learning Journey
  ☆108Updated last year
• soDLA-publishment / soDLA
  Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated
  ☆226Updated 2 weeks ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆109Updated 2 years ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆220Updated last month