Microarchitecture implementation of the decoupled vector-fetch accelerator
☆166Jan 25, 2024Updated 2 years ago
Alternatives and similar repositories for hwacha
Users that are interested in hwacha are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,395Updated this week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆66Jun 27, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆84Jun 1, 2022Updated 4 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Apr 6, 2020Updated 6 years ago
- ☆40Mar 6, 2026Updated 6 months ago
- ☆91Aug 14, 2026Updated last month
- Rocket Chip Generator☆3,869Sep 13, 2026Updated last week
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆548Updated this week
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆239Dec 22, 2025Updated 9 months ago
- ☆393Aug 19, 2026Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆327Aug 7, 2026Updated last month
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- educational microarchitectures for risc-v isa☆755Sep 1, 2025Updated last year
- Berkeley's Spatial Array Generator☆1,481Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- e300 and u500 devkits☆10Nov 15, 2020Updated 5 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆224Jan 23, 2020Updated 6 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,241Sep 11, 2026Updated last week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,043Updated this week
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- A template project for beginning new Chisel work☆708Feb 24, 2026Updated 6 months ago
- Vector processor for RISC-V vector ISA☆147Oct 19, 2020Updated 5 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆93Mar 26, 2023Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆42Aug 31, 2026Updated 3 weeks ago
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆955Aug 18, 2026Updated last month
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago