ucb-bar / hwachaLinks
Microarchitecture implementation of the decoupled vector-fetch accelerator
☆158Updated last year
Alternatives and similar repositories for hwacha
Users that are interested in hwacha are comparing it to the libraries listed below
Sorting:
- A Chisel RTL generator for network-on-chip interconnects☆223Updated 3 weeks ago
- Provides various testers for chisel users☆100Updated 2 years ago
- RiVEC Bencmark Suite☆124Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- ☆87Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- An open-source UCIe controller implementation☆76Updated 2 weeks ago
- OpenSoC Fabric - A Network-On-Chip Generator☆174Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆241Updated last year
- Comment on the rocket-chip source code☆179Updated 7 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆165Updated 5 years ago
- RISC-V Torture Test☆204Updated last year
- Vector Acceleration IP core for RISC-V*☆190Updated 6 months ago
- ☆81Updated last year
- A dynamic verification library for Chisel.☆158Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 5 months ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆234Updated 10 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆168Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆142Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- ☆358Updated 2 months ago
- Wrapper for Rocket-Chip on FPGAs☆138Updated 3 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆287Updated last month
- Chisel components for FPGA projects☆127Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated last year
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated last month
- Virtual Platform for NVDLA☆158Updated 7 years ago
- Chisel RISC-V Vector 1.0 Implementation☆121Updated 2 months ago
- Open-source high-performance non-blocking cache☆91Updated this week