ucb-bar / hwachaLinks
Microarchitecture implementation of the decoupled vector-fetch accelerator
☆161Updated last year
Alternatives and similar repositories for hwacha
Users that are interested in hwacha are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- RiVEC Bencmark Suite☆126Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆223Updated 2 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆168Updated 5 years ago
- ☆362Updated 3 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆174Updated 5 years ago
- An open-source UCIe controller implementation☆80Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆156Updated 10 months ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Updated 2 weeks ago
- Wrapper for Rocket-Chip on FPGAs☆138Updated 3 years ago
- Chisel components for FPGA projects☆128Updated 2 years ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- chipyard in mill :P☆77Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆189Updated 3 months ago
- Open-source high-performance non-blocking cache☆92Updated last month
- Advanced Interface Bus (AIB) die-to-die hardware open source☆144Updated last year
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 2 months ago
- ☆87Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆276Updated 3 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆181Updated 7 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆114Updated 2 years ago
- Vector processor for RISC-V vector ISA☆133Updated 5 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆242Updated last year
- A dynamic verification library for Chisel.☆159Updated last year
- Chisel Learning Journey☆111Updated 2 years ago
- RISC-V Torture Test☆206Updated last year