ucb-bar / hwachaLinks
Microarchitecture implementation of the decoupled vector-fetch accelerator
☆154Updated last year
Alternatives and similar repositories for hwacha
Users that are interested in hwacha are comparing it to the libraries listed below
Sorting:
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- Vector Acceleration IP core for RISC-V*☆178Updated 3 weeks ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 9 months ago
- Chisel components for FPGA projects☆124Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- RISC-V Torture Test☆195Updated 10 months ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆229Updated 4 months ago
- ☆326Updated 8 months ago
- Chisel/Firrtl execution engine☆153Updated 9 months ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- chipyard in mill :P☆78Updated last year
- Floating point modules for CHISEL☆32Updated 10 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 3 months ago
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- Chisel examples and code snippets☆251Updated 2 years ago
- RiVEC Bencmark Suite☆115Updated 6 months ago
- ☆84Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆192Updated 4 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month