ucb-bar / hwachaLinks
Microarchitecture implementation of the decoupled vector-fetch accelerator
☆155Updated last year
Alternatives and similar repositories for hwacha
Users that are interested in hwacha are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- RiVEC Bencmark Suite☆122Updated 10 months ago
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- Provides various testers for chisel users☆99Updated 2 years ago
- ☆80Updated last year
- ☆86Updated 4 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated 2 weeks ago
- A Library of Chisel3 Tools for Digital Signal Processing☆240Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 3 months ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- ☆349Updated last month
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- Chisel Learning Journey☆110Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆231Updated 8 months ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- RISC-V Torture Test☆200Updated last year
- Pure digital components of a UCIe controller☆74Updated 2 weeks ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated last year
- Comment on the rocket-chip source code☆179Updated 7 years ago
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- Open source high performance IEEE-754 floating unit☆85Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago