ucb-bar / hwachaView external linksLinks
Microarchitecture implementation of the decoupled vector-fetch accelerator
☆163Jan 25, 2024Updated 2 years ago
Alternatives and similar repositories for hwacha
Users that are interested in hwacha are comparing it to the libraries listed below
Sorting:
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆62Jun 27, 2025Updated 7 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,133Feb 6, 2026Updated last week
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- ☆87Jan 30, 2026Updated 2 weeks ago
- Provides various testers for chisel users☆100Jan 12, 2023Updated 3 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- ☆38Jul 9, 2024Updated last year
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆487Nov 27, 2025Updated 2 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆310Feb 4, 2026Updated last week
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated last month
- Berkeley's Spatial Array Generator☆1,215Feb 7, 2026Updated last week
- educational microarchitectures for risc-v isa☆734Sep 1, 2025Updated 5 months ago
- A template project for beginning new Chisel work☆690Jan 29, 2026Updated 2 weeks ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Mar 26, 2023Updated 2 years ago
- ☆367Sep 12, 2025Updated 5 months ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆867Jan 31, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- Vector processor for RISC-V vector ISA☆136Oct 19, 2020Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Apr 6, 2020Updated 5 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 5 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆603Aug 9, 2024Updated last year
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- Chisel examples and code snippets☆266Aug 1, 2022Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆993Feb 3, 2026Updated last week
- RiVEC Bencmark Suite☆127Nov 27, 2024Updated last year
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago