ucb-bar / hwachaLinks
Microarchitecture implementation of the decoupled vector-fetch accelerator
☆163Updated 2 years ago
Alternatives and similar repositories for hwacha
Users that are interested in hwacha are comparing it to the libraries listed below
Sorting:
- A Chisel RTL generator for network-on-chip interconnects☆224Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- RiVEC Bencmark Suite☆127Updated last year
- Provides various testers for chisel users☆100Updated 3 years ago
- A dynamic verification library for Chisel.☆159Updated last year
- An open-source UCIe controller implementation☆82Updated this week
- ☆82Updated last year
- ☆87Updated 2 weeks ago
- Open-source high-performance non-blocking cache☆92Updated last month
- Wrapper for Rocket-Chip on FPGAs☆138Updated 3 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆243Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆61Updated 7 months ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 3 months ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Updated 5 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆175Updated 5 years ago
- ☆365Updated 4 months ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆118Updated 2 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆145Updated last year
- Chisel components for FPGA projects☆128Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆193Updated 4 months ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- RISC-V Torture Test☆211Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆182Updated 8 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆275Updated 2 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆160Updated 11 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Updated last year