ucb-bar / hwachaLinks
Microarchitecture implementation of the decoupled vector-fetch accelerator
☆155Updated last year
Alternatives and similar repositories for hwacha
Users that are interested in hwacha are comparing it to the libraries listed below
Sorting:
- RiVEC Bencmark Suite☆123Updated 10 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- ☆80Updated last year
- Provides various testers for chisel users☆100Updated 2 years ago
- Vector Acceleration IP core for RISC-V*☆183Updated 4 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- Pure digital components of a UCIe controller☆71Updated 3 weeks ago
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆239Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆233Updated 8 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆282Updated 2 weeks ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆266Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆106Updated 4 months ago
- Chisel RISC-V Vector 1.0 Implementation☆112Updated last month
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 3 months ago
- ☆87Updated 3 months ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- ☆347Updated 3 weeks ago
- Chisel Learning Journey☆110Updated 2 years ago
- Chisel components for FPGA projects☆126Updated 2 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated 2 weeks ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago