chipsalliance / riscv-vector-testsLinks
Unit tests generator for RVV 1.0
☆88Updated 2 months ago
Alternatives and similar repositories for riscv-vector-tests
Users that are interested in riscv-vector-tests are comparing it to the libraries listed below
Sorting:
- Chisel RISC-V Vector 1.0 Implementation☆103Updated 2 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- Vector processor for RISC-V vector ISA☆121Updated 4 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 5 months ago
- Modeling Architectural Platform☆194Updated this week
- Vector Acceleration IP core for RISC-V*☆180Updated 2 months ago
- Advanced Architecture Labs with CVA6☆65Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆86Updated last week
- RiVEC Bencmark Suite☆117Updated 7 months ago
- A Chisel RTL generator for network-on-chip interconnects☆204Updated 2 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆69Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆169Updated 3 weeks ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆180Updated last week
- An energy-efficient RISC-V floating-point compute cluster.☆91Updated this week
- A Fast, Low-Overhead On-chip Network☆214Updated last week
- Open source high performance IEEE-754 floating unit☆77Updated last year
- ☆181Updated last year
- ☆89Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 3 years ago
- RISC-V Torture Test☆196Updated last year
- A dynamic verification library for Chisel.☆152Updated 8 months ago
- Wrapper for Rocket-Chip on FPGAs☆135Updated 2 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆69Updated 11 months ago
- The multi-core cluster of a PULP system.☆105Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆167Updated this week
- Pure digital components of a UCIe controller☆64Updated this week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆96Updated this week
- Chisel Learning Journey☆109Updated 2 years ago