chipsalliance / riscv-vector-testsLinks
Unit tests generator for RVV 1.0
☆89Updated 3 weeks ago
Alternatives and similar repositories for riscv-vector-tests
Users that are interested in riscv-vector-tests are comparing it to the libraries listed below
Sorting:
- Chisel RISC-V Vector 1.0 Implementation☆106Updated 2 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆150Updated 5 months ago
- Vector Acceleration IP core for RISC-V*☆181Updated 2 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆113Updated last week
- RiVEC Bencmark Suite☆118Updated 8 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆183Updated this week
- Advanced Architecture Labs with CVA6☆65Updated last year
- Modeling Architectural Platform☆197Updated this week
- Vector processor for RISC-V vector ISA☆122Updated 4 years ago
- RISC-V Torture Test☆195Updated last year
- ☆93Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆207Updated 2 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated last week
- ☆182Updated last year
- A Fast, Low-Overhead On-chip Network☆220Updated this week
- A dynamic verification library for Chisel.☆154Updated 8 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆98Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆171Updated 3 weeks ago
- RISC-V IOMMU Specification☆125Updated this week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Wrapper for Rocket-Chip on FPGAs☆135Updated 2 years ago
- Open source high performance IEEE-754 floating unit☆83Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆101Updated this week
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆32Updated last year
- RISC-V Matrix Specification☆22Updated 8 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆71Updated last month
- Pure digital components of a UCIe controller☆66Updated 3 weeks ago