Unit tests generator for RVV 1.0
☆115May 25, 2026Updated 2 months ago
Alternatives and similar repositories for riscv-vector-tests
Users that are interested in riscv-vector-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Jul 31, 2026Updated 2 weeks ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆17Apr 3, 2024Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆154Jul 14, 2026Updated 3 weeks ago
- ☆378Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Vector processor for RISC-V vector ISA☆142Oct 19, 2020Updated 5 years ago
- Instruction Set Generator initially contributed by Futurewei☆312Oct 17, 2023Updated 2 years ago
- Sail RISC-V model☆749Updated this week
- ☆319Jul 22, 2026Updated 3 weeks ago
- RiVEC Bencmark Suite☆133Nov 27, 2024Updated last year
- RISC-V Torture Test☆220Jul 11, 2024Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆42Jul 12, 2026Updated last month
- Simple demonstration of using the RISC-V Vector extension☆51Apr 18, 2024Updated 2 years ago
- RISC-V architecture concurrency model litmus tests☆109May 20, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆44Apr 25, 2026Updated 3 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆536Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆187Apr 1, 2026Updated 4 months ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆54Apr 11, 2020Updated 6 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 5 months ago
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆27Apr 11, 2026Updated 4 months ago
- ☆15Sep 27, 2022Updated 3 years ago
- RISC-V Vectorized Bencmark Suite. based on https://github.com/RALC88/riscv-vectorized-benchmark-suite☆12Oct 28, 2022Updated 3 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 3 weeks ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- A random fuzz generator for the RISC-V vector extension intrinsics☆29Dec 8, 2024Updated last year
- Documentation for XiangShan Design☆50Jul 12, 2026Updated last month
- ☆85Jun 1, 2022Updated 4 years ago
- ☆32Jun 15, 2026Updated last month
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- x86-64, ARM, and RVV intrinsics viewer☆79Jun 18, 2026Updated last month
- ☆54Jan 9, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repo includes XiangShan's function units☆32Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆261Updated this week
- ☆1,229Updated this week
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 5 months ago
- ☆17Jul 31, 2021Updated 5 years ago
- ☆16May 2, 2026Updated 3 months ago
- TEMPORARY FORK of the riscv-compliance repository☆34Mar 31, 2021Updated 5 years ago