chipsalliance / riscv-vector-testsLinks
Unit tests generator for RVV 1.0
☆92Updated last month
Alternatives and similar repositories for riscv-vector-tests
Users that are interested in riscv-vector-tests are comparing it to the libraries listed below
Sorting:
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 3 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- RiVEC Bencmark Suite☆122Updated 10 months ago
- Modeling Architectural Platform☆211Updated this week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆189Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- Advanced Architecture Labs with CVA6☆68Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- ☆106Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆190Updated last year
- Open source high performance IEEE-754 floating unit☆85Updated last year
- RISC-V Torture Test☆200Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Pick your favorite language to verify your chip.☆70Updated last week
- Verilog Configurable Cache☆184Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆27Updated last week
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆113Updated this week
- ☆59Updated last week