Alternatives and similar repositories for sail-riscv

Users that are interested in sail-riscv are comparing it to the libraries listed below

• rems-project / sail
  Sail architecture definition language
  ☆814Updated this week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆619Updated 3 years ago
• riscv-non-isa / riscv-arch-test
  ☆618Updated this week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆816Updated last week
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Updated last year
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆501Updated this week
• riscv-software-src / riscv-tests
  ☆1,092Updated 2 weeks ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆673Updated 2 months ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆374Updated 2 years ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆302Updated 2 years ago
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆398Updated last year
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆746Updated 2 months ago
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆502Updated last year
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆481Updated last week
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆198Updated 2 months ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆329Updated 3 years ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆749Updated last month
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated this week
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆602Updated last year
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆204Updated last year
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,067Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆912Updated 2 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆882Updated 3 weeks ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆169Updated this week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆727Updated 3 months ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆235Updated last year
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆283Updated this week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,218Updated 2 months ago
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆980Updated 6 months ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆288Updated 3 weeks ago