Sail RISC-V model
☆672Mar 5, 2026Updated this week
Alternatives and similar repositories for sail-riscv
Users that are interested in sail-riscv are comparing it to the libraries listed below
Sorting:
- Sail architecture definition language☆846Updated this week
- ☆652Updated this week
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- Spike, a RISC-V ISA Simulator☆3,028Feb 26, 2026Updated last week
- CHERI-RISC-V model written in Sail☆65Jul 10, 2025Updated 7 months ago
- RISC-V Opcodes☆842Updated this week
- Testing processors with Random Instruction Generation☆57Jan 13, 2026Updated last month
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆92Feb 20, 2026Updated 2 weeks ago
- Working Draft of the RISC-V Debug Specification Standard☆505Updated this week
- ☆197Dec 14, 2023Updated 2 years ago
- RISC-V Architecture Profiles☆177Updated this week
- RISC-V Formal Verification Framework☆182Updated this week
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- ☆1,133Jan 22, 2026Updated last month
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- ☆89Aug 26, 2025Updated 6 months ago
- RISC-V cryptography extensions standardisation work.☆402Mar 8, 2024Updated 2 years ago
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 5 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- RISC-V Processor Trace Specification☆208Feb 27, 2026Updated last week
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Nov 20, 2025Updated 3 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆659Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- ☆148Feb 29, 2024Updated 2 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated last year
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 3 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆287Feb 27, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- PLIC Specification☆151Feb 6, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- RISC-V Instruction Set Manual☆4,514Mar 1, 2026Updated last week
- Symbolic execution tool for Sail ISA specifications☆87Feb 27, 2026Updated last week
- RISC-V Torture Test☆213Jul 11, 2024Updated last year
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Feb 26, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,153Feb 21, 2026Updated 2 weeks ago
- RISC-V Configuration Validator☆82Mar 28, 2025Updated 11 months ago