Alternatives and similar repositories for sail-riscv

Users that are interested in sail-riscv are comparing it to the libraries listed below

• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆603Updated 3 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆486Updated 2 months ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆211Updated last year
• riscv-non-isa / riscv-arch-test
  ☆572Updated this week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆777Updated this week
• rems-project / sail
  Sail architecture definition language
  ☆756Updated this week
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆391Updated last year
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆644Updated 3 weeks ago
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆187Updated 2 weeks ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆289Updated last year
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆373Updated last year
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆464Updated last year
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆711Updated 2 months ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆229Updated 7 months ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆196Updated last year
• riscv-software-src / riscv-tests
  ☆1,033Updated 3 weeks ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆747Updated 10 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆845Updated last week
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆268Updated this week
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆584Updated 11 months ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆716Updated last month
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆716Updated 4 months ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆326Updated 3 years ago
• riscvarchive / riscv-code-size-reduction
  ☆149Updated last year
• SpinalHDL / NaxRiscv
  ☆291Updated last week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆461Updated this week
• riscv-ovpsim / imperas-riscv-tests
  ☆181Updated last year
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆260Updated 2 months ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆142Updated last month