camel-cdr / rvv-benchLinks
A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
☆120Updated last month
Alternatives and similar repositories for rvv-bench
Users that are interested in rvv-bench are comparing it to the libraries listed below
Sorting:
- RiVEC Bencmark Suite☆120Updated 8 months ago
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago
- Vector Acceleration IP core for RISC-V*☆182Updated 3 months ago
- Unit tests generator for RVV 1.0☆89Updated last week
- RISC-V Packed SIMD Extension☆150Updated last year
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆174Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆151Updated 6 months ago
- ☆37Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆66Updated last year
- ☆53Updated 2 weeks ago
- Modeling Architectural Platform☆200Updated 2 weeks ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- Championship Branch Prediction 2025☆53Updated 3 months ago
- ☆343Updated this week
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆53Updated 4 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆185Updated this week
- Simple demonstration of using the RISC-V Vector extension☆46Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆34Updated 2 weeks ago
- high-performance RTL simulator☆173Updated last year
- ☆149Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- ☆178Updated 3 weeks ago
- An energy-efficient RISC-V floating-point compute cluster.☆99Updated 2 weeks ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆125Updated last week
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆85Updated 2 weeks ago
- RiscyOO: RISC-V Out-of-Order Processor☆160Updated 5 years ago