A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
☆154Aug 14, 2026Updated this week
Alternatives and similar repositories for rvv-bench
Users that are interested in rvv-bench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆50Updated this week
- Unit tests generator for RVV 1.0☆115May 25, 2026Updated 2 months ago
- RiVEC Bencmark Suite☆133Nov 27, 2024Updated last year
- Vector math library using RISC-V vector ISA via C intrinsic☆26Mar 27, 2026Updated 4 months ago
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 10 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Chisel RISC-V Vector 1.0 Implementation☆154Jul 14, 2026Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆166Updated this week
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆37Aug 21, 2024Updated last year
- x86-64, ARM, and RVV intrinsics viewer☆79Jun 18, 2026Updated 2 months ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- ☆379Aug 10, 2026Updated last week
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆105Updated this week
- ☆320Jul 22, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆44Apr 25, 2026Updated 3 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆537Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆186Apr 1, 2026Updated 4 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 8 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆60Dec 19, 2023Updated 2 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆221May 29, 2026Updated 2 months ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆39Mar 26, 2024Updated 2 years ago
- Vector processor for RISC-V vector ISA☆144Oct 19, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A Rocket-based RISC-V superscalar in-order core☆42Jul 12, 2026Updated last month
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- SpacemiT K3 X100 A100 - random snippets from this RISC-V CPU☆23May 18, 2026Updated 3 months ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆17Apr 3, 2024Updated 2 years ago
- Modeling Architectural Platform☆227Updated this week
- Working draft of the proposed RISC-V V vector extension☆1,088Mar 17, 2024Updated 2 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆262Updated this week
- RISC-V Zve32x Vector Coprocessor☆219Jan 22, 2026Updated 6 months ago
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- edge/mobile transformer based Vision DNN inference benchmark☆16Aug 29, 2025Updated 11 months ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆104Feb 10, 2026Updated 6 months ago
- RISC-V Integrated Matrix Development Repository☆26Updated this week
- upstream: https://github.com/RALC88/gem5☆34May 30, 2023Updated 3 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- Sail RISC-V model☆748Updated this week
- Example of RISC-V Vector programming☆31Jul 14, 2026Updated last month