camel-cdr / rvv-benchView external linksLinks
A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
☆143Jan 27, 2026Updated 2 weeks ago
Alternatives and similar repositories for rvv-bench
Users that are interested in rvv-bench are comparing it to the libraries listed below
Sorting:
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆45Jan 31, 2026Updated 2 weeks ago
- Unit tests generator for RVV 1.0☆102Nov 11, 2025Updated 3 months ago
- RiVEC Bencmark Suite☆127Nov 27, 2024Updated last year
- Vector math library using RISC-V vector ISA via C intrinsic☆24Jan 14, 2026Updated last month
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆33Aug 21, 2024Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆136Feb 6, 2026Updated last week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Dec 23, 2021Updated 4 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 2, 2026Updated last week
- x86-64, ARM, and RVV intrinsics viewer☆76Nov 24, 2025Updated 2 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆91Oct 6, 2025Updated 4 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆209Updated this week
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆487Nov 27, 2025Updated 2 months ago
- ☆308Feb 6, 2026Updated last week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆229Jan 14, 2026Updated last month
- A matrix extension proposal for AI applications under RISC-V architecture☆162Feb 11, 2025Updated last year
- Modeling Architectural Platform☆219Updated this week
- ☆363Updated this week
- Simple demonstration of using the RISC-V Vector extension☆50Apr 18, 2024Updated last year
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆238Nov 20, 2024Updated last year
- RISC-V Architecture Profiles☆173Updated this week
- Example for running IREE in a bare-metal Arm environment.☆40Jul 28, 2025Updated 6 months ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Apr 3, 2024Updated last year
- Working draft of the proposed RISC-V V vector extension☆1,069Mar 17, 2024Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆133Oct 4, 2025Updated 4 months ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆32Jan 27, 2026Updated 2 weeks ago
- edge/mobile transformer based Vision DNN inference benchmark☆16Aug 29, 2025Updated 5 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 2 years ago
- ET Accelerator Firmware and Runtime☆35Jan 29, 2026Updated 2 weeks ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Dec 19, 2023Updated 2 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- Vector processor for RISC-V vector ISA☆136Oct 19, 2020Updated 5 years ago
- A generic and efficient SIMD implementation of MSB Radix Sort with separate key and payload datastreams that supports arbitrary key and p…☆15Jan 31, 2025Updated last year
- Self checking RISC-V directed tests☆119Jun 3, 2025Updated 8 months ago
- A Rocket-based RISC-V superscalar in-order core☆38Oct 5, 2025Updated 4 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago