camel-cdr / rvv-benchLinks
A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
☆133Updated 3 weeks ago
Alternatives and similar repositories for rvv-bench
Users that are interested in rvv-bench are comparing it to the libraries listed below
Sorting:
- RiVEC Bencmark Suite☆123Updated 10 months ago
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 2 weeks ago
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- Unit tests generator for RVV 1.0☆92Updated last month
- RISC-V Packed SIMD Extension☆152Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- Modeling Architectural Platform☆211Updated this week
- ☆37Updated last year
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆189Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆68Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆159Updated 3 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆180Updated last week
- ☆59Updated last week
- ☆192Updated this week
- ☆347Updated last month
- ☆104Updated last week
- RISC-V Matrix Specification☆22Updated 10 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆38Updated 3 weeks ago
- Fast and accurate DRAM power and energy estimation tool☆179Updated 2 weeks ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated last month
- RISC-V IOMMU Specification☆136Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- An energy-efficient RISC-V floating-point compute cluster.☆113Updated this week
- Vector math library using RISC-V vector ISA via C intrinsic☆19Updated 11 months ago