A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
☆149Apr 19, 2026Updated last month
Alternatives and similar repositories for rvv-bench
Users that are interested in rvv-bench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆49May 13, 2026Updated 2 weeks ago
- Unit tests generator for RVV 1.0☆111Updated this week
- Vector math library using RISC-V vector ISA via C intrinsic☆25Mar 27, 2026Updated last month
- RiVEC Bencmark Suite☆132Nov 27, 2024Updated last year
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆36Aug 21, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆155May 20, 2026Updated last week
- ☆317May 13, 2026Updated 2 weeks ago
- x86-64, ARM, and RVV intrinsics viewer☆80Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆247May 19, 2026Updated last week
- ☆374Apr 25, 2026Updated last month
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆216Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆99Oct 6, 2025Updated 7 months ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆19Apr 8, 2026Updated last month
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆523May 6, 2026Updated 3 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆182Apr 1, 2026Updated last month
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆60Dec 19, 2023Updated 2 years ago
- Modeling Architectural Platform☆224Updated this week
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆17Apr 3, 2024Updated 2 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆14Sep 18, 2024Updated last year
- Vector processor for RISC-V vector ISA☆139Oct 19, 2020Updated 5 years ago
- edge/mobile transformer based Vision DNN inference benchmark☆16Aug 29, 2025Updated 8 months ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple demonstration of using the RISC-V Vector extension☆51Apr 18, 2024Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆241Nov 20, 2024Updated last year
- Working draft of the proposed RISC-V V vector extension☆1,080Mar 17, 2024Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 5 months ago
- RISC-V Architecture Profiles☆186Apr 22, 2026Updated last month
- Instruction and files for porting Arm DesignStart to CW305.☆17Dec 6, 2023Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆146Apr 23, 2026Updated last month
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- RISC-V Zve32x Vector Coprocessor☆218Jan 22, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Reference implementation of RPMI specification as a library.☆16May 20, 2026Updated last week
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- ☆36Nov 4, 2024Updated last year
- ☆33Nov 25, 2022Updated 3 years ago
- Self checking RISC-V directed tests☆119Jun 3, 2025Updated 11 months ago
- Sail RISC-V model☆705May 18, 2026Updated last week
- Open-source non-blocking L2 cache☆60Updated this week