A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
☆146Jan 27, 2026Updated last month
Alternatives and similar repositories for rvv-bench
Users that are interested in rvv-bench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆47Jan 31, 2026Updated last month
- Unit tests generator for RVV 1.0☆104Nov 11, 2025Updated 4 months ago
- Vector math library using RISC-V vector ISA via C intrinsic☆24Jan 14, 2026Updated 2 months ago
- RiVEC Bencmark Suite☆130Nov 27, 2024Updated last year
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆36Aug 21, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆140Updated this week
- ☆312Mar 14, 2026Updated last week
- x86-64, ARM, and RVV intrinsics viewer☆76Feb 15, 2026Updated last month
- ☆366Updated this week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆213Feb 8, 2026Updated last month
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆95Oct 6, 2025Updated 5 months ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆17Feb 17, 2026Updated last month
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆238Jan 14, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Mar 18, 2026Updated last week
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆165Feb 11, 2025Updated last year
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆60Dec 19, 2023Updated 2 years ago
- Modeling Architectural Platform☆220Mar 18, 2026Updated last week
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Apr 3, 2024Updated last year
- Vector processor for RISC-V vector ISA☆140Oct 19, 2020Updated 5 years ago
- edge/mobile transformer based Vision DNN inference benchmark☆16Aug 29, 2025Updated 6 months ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Simple demonstration of using the RISC-V Vector extension☆50Apr 18, 2024Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation