Spike, a RISC-V ISA Simulator
☆3,277Nov 13, 2026Updated this week
Alternatives and similar repositories for riscv-isa-sim
Users that are interested in riscv-isa-sim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Proxy Kernel☆712Oct 2, 2025Updated last year
- GNU toolchain for RISC-V, including GCC☆4,668Oct 29, 2026Updated 2 weeks ago
- RISC-V Instruction Set Manual☆4,892Updated this week
- ☆1,263Oct 19, 2026Updated 3 weeks ago
- RISC-V Opcodes☆893Oct 14, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V Tools (ISA Simulator and Tests)☆1,195Dec 22, 2022Updated 3 years ago
- Rocket Chip Generator☆3,906Sep 13, 2026Updated 2 months ago
- RISC-V Assembly Programmer's Manual☆1,661Updated this week
- RISC-V Open Source Supervisor Binary Interface☆1,568Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,287Nov 2, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,378Oct 28, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,193Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆813Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,461Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Sail RISC-V model☆809Updated this week
- Working draft of the proposed RISC-V V vector extension☆1,089Mar 17, 2024Updated 2 years ago
- Chisel: A Modern Hardware Design Language☆4,834Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,171Updated this week
- The official repository for the gem5 computer-system architecture simulator.☆2,928Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,325Nov 3, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆4,085Updated this week
- Fork of OpenOCD that has RISC-V support☆517Oct 12, 2026Updated last month
- Open-source high-performance RISC-V processor☆7,396Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,399Sep 7, 2026Updated 2 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆742Updated this week
- RISC-V simulator for x86-64☆727Feb 5, 2022Updated 4 years ago
- Instruction Set Generator initially contributed by Futurewei☆324Oct 17, 2023Updated 3 years ago
- RISC-V Formal Verification Framework☆635Apr 6, 2022Updated 4 years ago
- RISC-V Debug Specification Standard☆530Aug 26, 2026Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,314Oct 13, 2026Updated last month
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,064Nov 3, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆389Apr 12, 2019Updated 7 years ago
- ☆204Dec 14, 2023Updated 2 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆356Updated this week
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,485Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆622Aug 9, 2024Updated 2 years ago
- OpenXuantie - OpenC910 Core☆1,500Jun 28, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,887Updated this week
Are these results useful?