Alternatives and similar repositories for riscv-isa-sim

Users that are interested in riscv-isa-sim are comparing it to the libraries listed below

• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,589Updated last week
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,171Updated 2 years ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆673Updated 2 months ago
• riscv-software-src / riscv-tests
  ☆1,092Updated 2 weeks ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,056Updated last year
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆4,280Updated last week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆816Updated last week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,035Updated 2 weeks ago
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,640Updated 3 months ago
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆4,402Updated this week
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,331Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,069Updated 2 weeks ago
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,727Updated last week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,233Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,947Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,596Updated 4 years ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,830Updated last year
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,704Updated 2 weeks ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆906Updated 4 years ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,357Updated last year
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,152Updated 6 months ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,224Updated 2 months ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,454Updated 5 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆727Updated 3 months ago
• gem5 / gem5
  The official repository for the gem5 computer-system architecture simulator.
  ☆2,339Updated this week
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,093Updated last year
• riscv-non-isa / riscv-arch-test
  ☆618Updated this week
• steveicarus / iverilog
  Icarus Verilog
  ☆3,253Updated last week
• riscvarchive / riscv-gcc
  ☆373Updated 2 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,147Updated 4 years ago