Spike, a RISC-V ISA Simulator
☆3,105May 15, 2026Updated this week
Alternatives and similar repositories for riscv-isa-sim
Users that are interested in riscv-isa-sim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Proxy Kernel☆692Oct 2, 2025Updated 7 months ago
- GNU toolchain for RISC-V, including GCC☆4,489May 6, 2026Updated 2 weeks ago
- RISC-V Instruction Set Manual☆4,618Updated this week
- ☆1,184May 1, 2026Updated 2 weeks ago
- RISC-V Tools (ISA Simulator and Tests)☆1,191Dec 22, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Opcodes☆853May 7, 2026Updated last week
- Rocket Chip Generator☆3,768Apr 21, 2026Updated 3 weeks ago
- RISC-V Assembly Programmer's Manual☆1,629Apr 29, 2026Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,161Mar 11, 2026Updated 2 months ago
- Working draft of the proposed RISC-V V vector extension☆1,079Mar 17, 2024Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,298Apr 3, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,939Updated this week
- RISC-V Open Source Supervisor Binary Interface☆1,465May 12, 2026Updated last week
- Sail RISC-V model☆701May 11, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆707Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,251Apr 29, 2026Updated 2 weeks ago
- Chisel: A Modern Hardware Design Language☆4,661Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,875May 7, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,231Apr 17, 2026Updated last month
- Fork of OpenOCD that has RISC-V support☆516Oct 9, 2025Updated 7 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆683Apr 16, 2026Updated last month
- RISC-V simulator for x86-64☆723Feb 5, 2022Updated 4 years ago
- RISC-V Formal Verification Framework☆631Apr 6, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Instruction Set Generator initially contributed by Futurewei☆309Oct 17, 2023Updated 2 years ago
- Working Draft of the RISC-V Debug Specification Standard☆513Apr 8, 2026Updated last month
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 8 months ago
- Open-source high-performance RISC-V processor☆7,023Updated this week
- The official repository for the gem5 computer-system architecture simulator.☆2,604Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,604May 12, 2026Updated last week
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆390Apr 12, 2019Updated 7 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,142Feb 11, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆200Dec 14, 2023Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,015Updated this week
- Digital Design with Chisel☆914Apr 30, 2026Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- RISC-V Torture Test☆216Jul 11, 2024Updated last year
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,313May 12, 2026Updated last week