Alternatives and similar repositories for riscv-isa-sim:

Users that are interested in riscv-isa-sim are comparing it to the libraries listed below

• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,001Updated 11 months ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,151Updated 2 years ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆605Updated 2 weeks ago
• riscv-software-src / riscv-tests
  ☆938Updated last week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,808Updated last week
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,379Updated last week
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆3,888Updated this week
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆3,742Updated last month
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,117Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,359Updated 3 years ago
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,479Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,665Updated last week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆720Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,471Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,750Updated this week
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,350Updated this week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆859Updated 3 years ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,288Updated 7 months ago
• sifive / freedom
  Source files for SiFive's Freedom platforms
  ☆1,113Updated 3 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,207Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,359Updated 2 weeks ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,065Updated 2 weeks ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,732Updated this week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆700Updated 6 months ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,218Updated 7 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,010Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,486Updated 3 weeks ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆943Updated 3 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆802Updated 2 weeks ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,401Updated 4 months ago