Spike, a RISC-V ISA Simulator
☆3,154Jun 26, 2026Updated this week
Alternatives and similar repositories for riscv-isa-sim
Users that are interested in riscv-isa-sim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Proxy Kernel☆703Oct 2, 2025Updated 8 months ago
- GNU toolchain for RISC-V, including GCC☆4,543Jun 6, 2026Updated 3 weeks ago
- RISC-V Instruction Set Manual☆4,685Updated this week
- ☆1,207Jun 3, 2026Updated 3 weeks ago
- RISC-V Tools (ISA Simulator and Tests)☆1,193Dec 22, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Opcodes☆862May 20, 2026Updated last month
- Rocket Chip Generator☆3,798Jun 2, 2026Updated 3 weeks ago
- RISC-V Assembly Programmer's Manual☆1,635Jun 4, 2026Updated 3 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,186Updated this week
- Working draft of the proposed RISC-V V vector extension☆1,084Mar 17, 2024Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,316Apr 3, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Updated this week
- RISC-V Open Source Supervisor Binary Interface☆1,491Jun 17, 2026Updated last week
- Sail RISC-V model☆723Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆731Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,299Updated this week
- Chisel: A Modern Hardware Design Language☆4,691Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,255May 29, 2026Updated last month
- Fork of OpenOCD that has RISC-V support☆517Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆687Jun 22, 2026Updated last week
- RISC-V simulator for x86-64☆725Feb 5, 2022Updated 4 years ago
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Instruction Set Generator initially contributed by Futurewei☆309Oct 17, 2023Updated 2 years ago
- RISC-V Debug Specification Standard☆517Apr 8, 2026Updated 2 months ago
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 9 months ago
- Open-source high-performance RISC-V processor☆7,081Updated this week
- The official repository for the gem5 computer-system architecture simulator.☆2,674Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,700Updated this week
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆388Apr 12, 2019Updated 7 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,222Jun 27, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,177Feb 11, 2026Updated 4 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆201Dec 14, 2023Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,020Updated this week
- Digital Design with Chisel☆923Jun 15, 2026Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- RISC-V Torture Test☆217Jul 11, 2024Updated last year
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,350May 27, 2026Updated last month