Spike, a RISC-V ISA Simulator
☆3,079Apr 21, 2026Updated this week
Alternatives and similar repositories for riscv-isa-sim
Users that are interested in riscv-isa-sim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Proxy Kernel☆691Oct 2, 2025Updated 6 months ago
- GNU toolchain for RISC-V, including GCC☆4,456Updated this week
- RISC-V Instruction Set Manual☆4,588Updated this week
- ☆1,171Mar 24, 2026Updated last month
- RISC-V Tools (ISA Simulator and Tests)☆1,192Dec 22, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Opcodes☆854Mar 24, 2026Updated last month
- Rocket Chip Generator☆3,744Updated this week
- RISC-V Assembly Programmer's Manual☆1,625Apr 2, 2026Updated 3 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,142Mar 11, 2026Updated last month
- Working draft of the proposed RISC-V V vector extension☆1,079Mar 17, 2024Updated 2 years ago
- RISC-V Open Source Supervisor Binary Interface☆1,448Apr 8, 2026Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,288Apr 3, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,906Updated this week
- Sail RISC-V model☆693Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆680Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,226Apr 20, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,641Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,859Apr 14, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,221Apr 17, 2026Updated last week
- Fork of OpenOCD that has RISC-V support☆514Oct 9, 2025Updated 6 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆674Apr 16, 2026Updated last week
- RISC-V Formal Verification Framework☆630Apr 6, 2022Updated 4 years ago
- RISC-V simulator for x86-64☆721Feb 5, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- Working Draft of the RISC-V Debug Specification Standard☆512Apr 8, 2026Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆745Sep 1, 2025Updated 7 months ago
- Open-source high-performance RISC-V processor☆6,985Apr 20, 2026Updated last week
- The official repository for the gem5 computer-system architecture simulator.☆2,582Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,552Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,107Jun 27, 2024Updated last year
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆389Apr 12, 2019Updated 7 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,125Feb 11, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆200Dec 14, 2023Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,010Mar 9, 2026Updated last month
- Digital Design with Chisel☆909Apr 16, 2026Updated last week
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- RISC-V Torture Test☆215Jul 11, 2024Updated last year
- chisel tutorial exercises and answers☆751Jan 6, 2022Updated 4 years ago