Spike, a RISC-V ISA Simulator
☆3,045Mar 19, 2026Updated this week
Alternatives and similar repositories for riscv-isa-sim
Users that are interested in riscv-isa-sim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Proxy Kernel☆689Oct 2, 2025Updated 5 months ago
- GNU toolchain for RISC-V, including GCC☆4,409Mar 13, 2026Updated last week
- RISC-V Instruction Set Manual☆4,542Updated this week
- ☆1,145Jan 22, 2026Updated 2 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,184Dec 22, 2022Updated 3 years ago
- RISC-V Opcodes☆842Mar 14, 2026Updated last week
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- RISC-V Assembly Programmer's Manual☆1,622Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,111Mar 11, 2026Updated 2 weeks ago
- Working draft of the proposed RISC-V V vector extension☆1,072Mar 17, 2024Updated 2 years ago
- RISC-V Open Source Supervisor Binary Interface☆1,414Updated this week
- Random instruction generator for RISC-V processor verification☆1,265Mar 5, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- Sail RISC-V model☆679Mar 17, 2026Updated last week
- ☆665Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Mar 17, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,615Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- Fork of OpenOCD that has RISC-V support☆511Oct 9, 2025Updated 5 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆663Mar 8, 2026Updated 2 weeks ago
- RISC-V simulator for x86-64☆722Feb 5, 2022Updated 4 years ago
- RISC-V Formal Verification Framework☆626Apr 6, 2022Updated 3 years ago
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- Working Draft of the RISC-V Debug Specification Standard☆507Mar 14, 2026Updated last week
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- Open-source high-performance RISC-V processor☆6,915Updated this week
- The official repository for the gem5 computer-system architecture simulator.☆2,527Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆388Apr 12, 2019Updated 6 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year
- ☆197Dec 14, 2023Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,003Mar 9, 2026Updated 2 weeks ago
- Digital Design with Chisel☆899Mar 13, 2026Updated last week
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Documentation for RISC-V Spike☆104Oct 18, 2018Updated 7 years ago
- RISC-V Torture Test☆214Jul 11, 2024Updated last year
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,250Feb 18, 2026Updated last month