Spike, a RISC-V ISA Simulator
☆3,096May 2, 2026Updated last week
Alternatives and similar repositories for riscv-isa-sim
Users that are interested in riscv-isa-sim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Proxy Kernel☆692Oct 2, 2025Updated 7 months ago
- GNU toolchain for RISC-V, including GCC☆4,471May 6, 2026Updated last week
- RISC-V Instruction Set Manual☆4,603May 8, 2026Updated last week
- ☆1,184May 1, 2026Updated 2 weeks ago
- RISC-V Tools (ISA Simulator and Tests)☆1,191Dec 22, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Opcodes☆853May 7, 2026Updated last week
- Rocket Chip Generator☆3,768Apr 21, 2026Updated 3 weeks ago
- RISC-V Assembly Programmer's Manual☆1,631Apr 29, 2026Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,152Mar 11, 2026Updated 2 months ago
- Working draft of the proposed RISC-V V vector extension☆1,079Mar 17, 2024Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,295Apr 3, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,922Updated this week
- RISC-V Open Source Supervisor Binary Interface☆1,462Updated this week
- Sail RISC-V model☆701Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆697Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,251Apr 29, 2026Updated 2 weeks ago
- Chisel: A Modern Hardware Design Language☆4,656Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,868May 7, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,226Apr 17, 2026Updated 3 weeks ago
- Fork of OpenOCD that has RISC-V support☆516Oct 9, 2025Updated 7 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆679Apr 16, 2026Updated 3 weeks ago
- RISC-V simulator for x86-64☆723Feb 5, 2022Updated 4 years ago
- RISC-V Formal Verification Framework☆630Apr 6, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Instruction Set Generator initially contributed by Futurewei☆309Oct 17, 2023Updated 2 years ago
- Working Draft of the RISC-V Debug Specification Standard☆511Apr 8, 2026Updated last month
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 8 months ago
- Open-source high-performance RISC-V processor☆7,013Updated this week
- The official repository for the gem5 computer-system architecture simulator.☆2,597Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,604Updated this week
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆390Apr 12, 2019Updated 7 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,134Jun 27, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,140Feb 11, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆200Dec 14, 2023Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,013Apr 28, 2026Updated 2 weeks ago
- Digital Design with Chisel☆914Apr 30, 2026Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- RISC-V Torture Test☆216Jul 11, 2024Updated last year
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,305May 6, 2026Updated last week