Spike, a RISC-V ISA Simulator
☆3,024Feb 26, 2026Updated this week
Alternatives and similar repositories for riscv-isa-sim
Users that are interested in riscv-isa-sim are comparing it to the libraries listed below
Sorting:
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 5 months ago
- GNU toolchain for RISC-V, including GCC☆4,381Feb 13, 2026Updated 2 weeks ago
- RISC-V Instruction Set Manual☆4,514Updated this week
- ☆1,128Jan 22, 2026Updated last month
- RISC-V Tools (ISA Simulator and Tests)☆1,178Dec 22, 2022Updated 3 years ago
- RISC-V Opcodes☆841Feb 21, 2026Updated last week
- Rocket Chip Generator☆3,696Feb 25, 2026Updated last week
- RISC-V Assembly Programmer's Manual☆1,612Feb 24, 2026Updated last week
- RISC-V Open Source Supervisor Binary Interface☆1,387Feb 25, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- Working draft of the proposed RISC-V V vector extension☆1,072Mar 17, 2024Updated last year
- ☆649Feb 26, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,588Feb 25, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- Sail RISC-V model☆671Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- RISC-V simulator for x86-64☆722Feb 5, 2022Updated 4 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- Fork of OpenOCD that has RISC-V support☆510Oct 9, 2025Updated 4 months ago
- Working Draft of the RISC-V Debug Specification Standard☆504Feb 5, 2026Updated 3 weeks ago
- RISC-V Formal Verification Framework☆625Apr 6, 2022Updated 3 years ago
- The official repository for the gem5 computer-system architecture simulator.☆2,480Updated this week
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆388Apr 12, 2019Updated 6 years ago
- Open-source high-performance RISC-V processor☆6,885Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆661Feb 25, 2026Updated last week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆997Feb 25, 2026Updated last week
- Digital Design with Chisel☆898Updated this week
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- Xv6 for RISC-V☆9,257Dec 17, 2025Updated 2 months ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,226Feb 18, 2026Updated 2 weeks ago
- Super fast RISC-V ISA emulator for XiangShan processor☆311Feb 25, 2026Updated last week
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago