Spike, a RISC-V ISA Simulator
☆3,189Aug 7, 2026Updated this week
Alternatives and similar repositories for riscv-isa-sim
Users that are interested in riscv-isa-sim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Proxy Kernel☆705Oct 2, 2025Updated 10 months ago
- GNU toolchain for RISC-V, including GCC☆4,585Jul 15, 2026Updated 3 weeks ago
- RISC-V Instruction Set Manual☆4,748Updated this week
- ☆1,229Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,194Dec 22, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Opcodes☆872Jul 30, 2026Updated last week
- Rocket Chip Generator☆3,840Jun 2, 2026Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,213Jul 22, 2026Updated 2 weeks ago
- RISC-V Assembly Programmer's Manual☆1,639Updated this week
- Working draft of the proposed RISC-V V vector extension☆1,089Mar 17, 2024Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,337Apr 3, 2026Updated 4 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,060Updated this week
- RISC-V Open Source Supervisor Binary Interface☆1,519Aug 2, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,350Jul 29, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆767Updated this week
- Sail RISC-V model☆747Updated this week
- Chisel: A Modern Hardware Design Language☆4,754Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,004Jul 28, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- Fork of OpenOCD that has RISC-V support☆519Jul 17, 2026Updated 3 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆709Jul 17, 2026Updated 3 weeks ago
- Open-source high-performance RISC-V processor☆7,182Updated this week
- RISC-V simulator for x86-64☆724Feb 5, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Instruction Set Generator initially contributed by Futurewei☆311Oct 17, 2023Updated 2 years ago
- RISC-V Debug Specification Standard☆523Jul 21, 2026Updated 2 weeks ago
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- educational microarchitectures for risc-v isa☆753Sep 1, 2025Updated 11 months ago
- The official repository for the gem5 computer-system architecture simulator.☆2,746Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,826Updated this week
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆389Apr 12, 2019Updated 7 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,309Jul 31, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,218Feb 11, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆203Dec 14, 2023Updated 2 years ago
- OpenXuantie - OpenC910 Core☆1,462Jun 28, 2024Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,032Jun 26, 2026Updated last month
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Digital Design with Chisel☆925Jul 21, 2026Updated 2 weeks ago
- Source files for SiFive's Freedom platforms☆1,145Jul 17, 2026Updated 3 weeks ago
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago