RISC-V cryptography extensions standardisation work.
☆409Mar 7, 2026Updated last month
Alternatives and similar repositories for riscv-crypto
Users that are interested in riscv-crypto are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆148Feb 29, 2024Updated 2 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Jan 5, 2023Updated 3 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆38Feb 4, 2021Updated 5 years ago
- Working Draft of the RISC-V Debug Specification Standard☆510Apr 8, 2026Updated last week
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Mar 20, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Sail RISC-V model☆691Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆670Updated this week
- RISC-V Architecture Profiles☆182Apr 8, 2026Updated last week
- ☆89Aug 26, 2025Updated 7 months ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated last year
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆290Apr 7, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,062Apr 6, 2026Updated last week
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- ☆370Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V Opcodes☆853Mar 24, 2026Updated 3 weeks ago
- Working Draft of the RISC-V J Extension Specification☆194Mar 6, 2026Updated last month
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆32Oct 14, 2020Updated 5 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,886Updated this week
- RISC-V Instruction Set Manual☆4,570Updated this week
- Working draft of the proposed RISC-V V vector extension☆1,076Mar 17, 2024Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆157Oct 31, 2024Updated last year
- RISC-V IOMMU Specification☆157Apr 2, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Jan 31, 2022Updated 4 years ago
- RISC-V architecture concurrency model litmus tests☆101Jan 21, 2026Updated 2 months ago
- ☆17Mar 17, 2022Updated 4 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆39Mar 7, 2026Updated last month
- Fork of OpenOCD that has RISC-V support☆512Oct 9, 2025Updated 6 months ago
- RISC-V Processor Trace Specification☆215Apr 8, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Updated this week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Apr 2, 2026Updated 2 weeks ago
- ☆1,153Mar 24, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- RISC-V Configuration Validator☆82Mar 28, 2025Updated last year
- I-D that describes the algorithm identifiers for NIST's PQC ML-DSA for use in the Internet X.509 Public Key Infrastructure☆14Oct 30, 2025Updated 5 months ago
- RISC-V Packed SIMD Extension☆165Apr 1, 2026Updated 2 weeks ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jan 24, 2026Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 9 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆505Updated this week
- RISC-V Open Source Supervisor Binary Interface☆1,434Apr 8, 2026Updated last week