RISC-V cryptography extensions standardisation work.
☆411Mar 7, 2026Updated 7 months ago
Alternatives and similar repositories for riscv-crypto
Users that are interested in riscv-crypto are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆143Feb 29, 2024Updated 2 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆40Feb 4, 2021Updated 5 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Jan 5, 2023Updated 3 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆221Mar 20, 2024Updated 2 years ago
- RISC-V Debug Specification Standard☆530Aug 26, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated 2 years ago
- Sail RISC-V model☆793Updated this week
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 3 months ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆804Updated this week
- ☆90Aug 26, 2025Updated last year
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆33Oct 14, 2020Updated 6 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆302Oct 28, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,268Updated this week
- RISC-V Opcodes☆887Oct 14, 2026Updated 3 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆382Oct 15, 2026Updated 2 weeks ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,185Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆562Oct 16, 2026Updated 2 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆232Jan 11, 2026Updated 9 months ago
- Working draft of the proposed RISC-V V vector extension☆1,089Mar 17, 2024Updated 2 years ago
- RISC-V Instruction Set Manual☆4,877Updated this week
- RISC-V IOMMU Specification☆172Updated this week
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆36Aug 29, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆1,258Oct 19, 2026Updated 2 weeks ago
- Working Draft of the RISC-V J Extension Specification☆198Mar 6, 2026Updated 7 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated 2 years ago
- RISC-V Packed SIMD Extension☆184Oct 28, 2026Updated last week
- RISC-V Processor Trace Specification☆225Oct 23, 2026Updated last week
- ☆17Mar 17, 2022Updated 4 years ago
- Reference implementation of RPMI specification as a library.☆18Oct 23, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆289Nov 6, 2024Updated last year
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆42Oct 27, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆52Jan 31, 2022Updated 4 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Oct 5, 2026Updated 3 weeks ago
- ☆40Mar 6, 2026Updated 7 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,153Updated this week
- RISC-V Proxy Kernel☆712Oct 2, 2025Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆74Jun 28, 2025Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆738Updated this week