RISC-V cryptography extensions standardisation work.
☆411Mar 7, 2026Updated 6 months ago
Alternatives and similar repositories for riscv-crypto
Users that are interested in riscv-crypto are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆145Feb 29, 2024Updated 2 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆39Feb 4, 2021Updated 5 years ago
- XCrypto: a cryptographic ISE for RISC-V☆93Jan 5, 2023Updated 3 years ago
- RISC-V Debug Specification Standard☆529Aug 26, 2026Updated 3 weeks ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆221Mar 20, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Sail RISC-V model☆775Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆791Updated this week
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 2 months ago
- ☆91Aug 26, 2025Updated last year
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated 2 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆300Sep 15, 2026Updated last week
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Spike, a RISC-V ISA Simulator☆3,234Updated this week
- ☆381Aug 26, 2026Updated 3 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- RISC-V Opcodes☆878Sep 18, 2026Updated last week
- Working Draft of the RISC-V J Extension Specification☆197Mar 6, 2026Updated 6 months ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆33Oct 14, 2020Updated 5 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 8 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,128Updated this week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆51Jan 31, 2022Updated 4 years ago
- RISC-V Instruction Set Manual☆4,821Updated this week
- Working draft of the proposed RISC-V V vector extension☆1,088Mar 17, 2024Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V IOMMU Specification☆171Updated this week
- ☆17Mar 17, 2022Updated 4 years ago
- RISC-V Processor Trace Specification☆223Sep 14, 2026Updated last week
- Fork of OpenOCD that has RISC-V support☆517Jul 17, 2026Updated 2 months ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆153Sep 7, 2026Updated 2 weeks ago
- ☆1,244Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,068Updated this week
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 5 months ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jul 16, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- I-D that describes the algorithm identifiers for NIST's PQC ML-DSA for use in the Internet X.509 Public Key Infrastructure☆14Oct 30, 2025Updated 10 months ago
- ☆84Jun 1, 2022Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- RISC-V Packed SIMD Extension☆180Updated this week
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆36Aug 29, 2023Updated 3 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆548Updated this week
- RISC-V Open Source Supervisor Binary Interface☆1,534Updated this week