riscv / riscv-cryptoView external linksLinks
RISC-V cryptography extensions standardisation work.
☆403Mar 8, 2024Updated last year
Alternatives and similar repositories for riscv-crypto
Users that are interested in riscv-crypto are comparing it to the libraries listed below
Sorting:
- ☆148Feb 29, 2024Updated last year
- XCrypto: a cryptographic ISE for RISC-V☆92Jan 5, 2023Updated 3 years ago
- Working Draft of the RISC-V Debug Specification Standard☆504Feb 5, 2026Updated last week
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Feb 4, 2021Updated 5 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated last year
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated last year
- ☆650Updated this week
- ☆89Aug 26, 2025Updated 5 months ago
- Sail RISC-V model☆667Updated this week
- RISC-V Architecture Profiles☆173Updated this week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆286Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆223Jan 11, 2026Updated last month
- RISC-V Opcodes☆833Jan 29, 2026Updated 2 weeks ago
- ☆363Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- Spike, a RISC-V ISA Simulator☆3,017Feb 4, 2026Updated last week
- Working Draft of the RISC-V J Extension Specification☆193Dec 23, 2025Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- RISC-V Processor Trace Specification☆205Feb 6, 2026Updated last week
- Fork of OpenOCD that has RISC-V support☆508Oct 9, 2025Updated 4 months ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Oct 14, 2020Updated 5 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Feb 5, 2026Updated last week
- RISC-V Instruction Set Manual☆4,488Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Updated this week
- I-D that describes the algorithm identifiers for NIST's PQC ML-DSA for use in the Internet X.509 Public Key Infrastructure☆14Oct 30, 2025Updated 3 months ago
- RISC-V Open Source Supervisor Binary Interface☆1,370Jan 8, 2026Updated last month
- RISC-V IOMMU Specification☆146Updated this week
- ☆1,117Jan 22, 2026Updated 3 weeks ago
- Wycheproof for Rust☆20Sep 3, 2025Updated 5 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆487Nov 27, 2025Updated 2 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆656Updated this week
- RISC-V Configuration Validator☆81Mar 28, 2025Updated 10 months ago
- Working draft of the proposed RISC-V V vector extension☆1,069Mar 17, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Dec 25, 2025Updated last month
- Documentation for the RISC-V Supervisor Binary Interface☆452Feb 6, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,133Feb 6, 2026Updated last week
- ☆17Mar 17, 2022Updated 3 years ago