Alternatives and similar repositories for riscv-crypto

Users that are interested in riscv-crypto are comparing it to the libraries listed below

• riscv-non-isa / riscv-arch-test
  ☆558Updated last week
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆487Updated 2 months ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆210Updated last year
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆250Updated 2 weeks ago
• chipsalliance / Cores-VeeR-EH2
  ☆233Updated 2 years ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆536Updated this week
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆279Updated last year
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆601Updated 3 years ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆700Updated 2 months ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆267Updated this week
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆529Updated this week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆632Updated last week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆875Updated last year
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆183Updated last week
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆211Updated last month
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆424Updated this week
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆275Updated last week
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆229Updated 5 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆690Updated last week
• RoaLogic / RV12
  RISC-V CPU Core
  ☆324Updated 11 months ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆235Updated 6 months ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆316Updated 5 months ago
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆926Updated this week
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆194Updated 10 months ago
• sifiveinc / freedom-u-sdk
  Freedom U Software Development Kit (FUSDK)
  ☆289Updated 3 weeks ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆265Updated 2 months ago
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆147Updated 3 months ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆757Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,065Updated 3 months ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆572Updated 9 months ago