RISC-V cryptography extensions standardisation work.
☆408Mar 7, 2026Updated 2 weeks ago
Alternatives and similar repositories for riscv-crypto
Users that are interested in riscv-crypto are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- XCrypto: a cryptographic ISE for RISC-V☆92Jan 5, 2023Updated 3 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆38Feb 4, 2021Updated 5 years ago
- Working Draft of the RISC-V Debug Specification Standard☆507Mar 14, 2026Updated last week
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Mar 20, 2024Updated 2 years ago
- Sail RISC-V model☆682Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆665Updated this week
- RISC-V Architecture Profiles☆179Updated this week
- ☆89Aug 26, 2025Updated 7 months ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated last year
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆290Updated this week
- Spike, a RISC-V ISA Simulator☆3,045Mar 19, 2026Updated last week
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- ☆366Updated this week
- RISC-V Opcodes☆842Mar 14, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Working Draft of the RISC-V J Extension Specification☆194Mar 6, 2026Updated 2 weeks ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆32Oct 14, 2020Updated 5 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- RISC-V Instruction Set Manual☆4,542Updated this week
- Working draft of the proposed RISC-V V vector extension☆1,073Mar 17, 2024Updated 2 years ago
- RISC-V IOMMU Specification☆153Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Jan 31, 2022Updated 4 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V architecture concurrency model litmus tests☆101Jan 21, 2026Updated 2 months ago
- ☆17Mar 17, 2022Updated 4 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆38Mar 7, 2026Updated 2 weeks ago
- RISC-V Processor Trace Specification☆211Updated this week
- Fork of OpenOCD that has RISC-V support☆511Oct 9, 2025Updated 5 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Updated this week
- ☆1,145Jan 22, 2026Updated 2 months ago
- RISC-V Configuration Validator☆82Mar 28, 2025Updated 11 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- I-D that describes the algorithm identifiers for NIST's PQC ML-DSA for use in the Internet X.509 Public Key Infrastructure☆14Oct 30, 2025Updated 4 months ago
- RISC-V Packed SIMD Extension☆161Mar 19, 2026Updated last week
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jan 24, 2026Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Mar 18, 2026Updated last week
- RISC-V Open Source Supervisor Binary Interface☆1,414Updated this week
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆34Aug 29, 2023Updated 2 years ago