RISC-V Proxy Kernel
☆687Oct 2, 2025Updated 5 months ago
Alternatives and similar repositories for riscv-pk
Users that are interested in riscv-pk are comparing it to the libraries listed below
Sorting:
- Spike, a RISC-V ISA Simulator☆3,024Feb 26, 2026Updated last week
- GNU toolchain for RISC-V, including GCC☆4,381Feb 13, 2026Updated 2 weeks ago
- RISC-V Open Source Supervisor Binary Interface☆1,387Feb 25, 2026Updated last week
- ☆1,128Jan 22, 2026Updated last month
- RISC-V Opcodes☆841Feb 21, 2026Updated last week
- Working Draft of the RISC-V Debug Specification Standard☆504Feb 5, 2026Updated 3 weeks ago
- RISC-V Frontend Server☆64Mar 31, 2019Updated 6 years ago
- RISC-V Assembly Programmer's Manual☆1,615Updated this week
- Fork of OpenOCD that has RISC-V support☆510Oct 9, 2025Updated 4 months ago
- RISC-V Instruction Set Manual☆4,514Updated this week
- ☆652Updated this week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Feb 21, 2026Updated last week
- A RISC-V ELF psABI Document☆832Feb 6, 2026Updated 3 weeks ago
- RISC-V Tools (ISA Simulator and Tests)☆1,178Dec 22, 2022Updated 3 years ago
- Sail RISC-V model☆671Updated this week
- Documentation for the RISC-V Supervisor Binary Interface☆455Feb 6, 2026Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- ☆51Jan 9, 2026Updated last month
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆287Updated this week
- Rocket Chip Generator☆3,696Feb 25, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- ☆373May 22, 2023Updated 2 years ago
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆388Apr 12, 2019Updated 6 years ago
- RISC-V simulator for x86-64☆722Feb 5, 2022Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- ☆32Feb 6, 2026Updated 3 weeks ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated last year
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆151Jul 7, 2022Updated 3 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- ☆148Feb 29, 2024Updated 2 years ago
- The official RISC-V getting started guide☆202Feb 12, 2024Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- homebrew (macOS) packages for RISC-V toolchain☆363Aug 16, 2025Updated 6 months ago
- PLIC Specification☆151Feb 6, 2026Updated 3 weeks ago
- Working draft of the proposed RISC-V V vector extension☆1,072Mar 17, 2024Updated last year
- RISC-V Processor Trace Specification☆207Feb 20, 2026Updated last week
- RISC-V port of newlib☆102Mar 15, 2022Updated 3 years ago
- RISC-V Configuration Validator☆82Mar 28, 2025Updated 11 months ago