riscv-software-src/riscv-pk external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscv-software-src/riscv-pk

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscv-software-src/riscv-pk)

Close

riscv-software-src / riscv-pkView on GitHubMore

• External links
• Readme badge

RISC-V Proxy Kernel

☆687Oct 2, 2025Updated 5 months ago

Alternatives and similar repositories for riscv-pk

Users that are interested in riscv-pk are comparing it to the libraries listed below

• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,024Feb 26, 2026Updated last week
• riscv-collab / riscv-gnu-toolchain

  View on GitHub
  GNU toolchain for RISC-V, including GCC
  ☆4,381Feb 13, 2026Updated 2 weeks ago
• riscv-software-src / opensbi

  View on GitHub
  RISC-V Open Source Supervisor Binary Interface
  ☆1,387Feb 25, 2026Updated last week
• riscv-software-src / riscv-tests

  View on GitHub
  ☆1,128Jan 22, 2026Updated last month
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆841Feb 21, 2026Updated last week
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Feb 5, 2026Updated 3 weeks ago
• riscvarchive / riscv-fesvr

  View on GitHub
  RISC-V Frontend Server
  ☆64Mar 31, 2019Updated 6 years ago
• riscv-non-isa / riscv-asm-manual

  View on GitHub
  RISC-V Assembly Programmer's Manual
  ☆1,615Updated this week
• riscv-collab / riscv-openocd

  View on GitHub
  Fork of OpenOCD that has RISC-V support
  ☆510Oct 9, 2025Updated 4 months ago
• riscv / riscv-isa-manual

  View on GitHub
  RISC-V Instruction Set Manual
  ☆4,514Updated this week
• riscv / riscv-arch-test

  View on GitHub
  ☆652Updated this week
• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Feb 21, 2026Updated last week
• riscv-non-isa / riscv-elf-psabi-doc

  View on GitHub
  A RISC-V ELF psABI Document
  ☆832Feb 6, 2026Updated 3 weeks ago
• riscv-software-src / riscv-tools

  View on GitHub
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,178Dec 22, 2022Updated 3 years ago
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆671Updated this week
• riscv-non-isa / riscv-sbi-doc

  View on GitHub
  Documentation for the RISC-V Supervisor Binary Interface
  ☆455Feb 6, 2026Updated 3 weeks ago
• ucb-bar / chipyard

  View on GitHub
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,149Updated this week
• ucb-bar / riscv-sodor

  View on GitHub
  educational microarchitectures for risc-v isa
  ☆740Sep 1, 2025Updated 6 months ago
• riscv / riscv-test-env

  View on GitHub
  ☆51Jan 9, 2026Updated last month
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆287Updated this week
• chipsalliance / rocket-chip

  View on GitHub
  Rocket Chip Generator
  ☆3,696Feb 25, 2026Updated last week
• riscv-boom / riscv-boom

  View on GitHub
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,083Feb 5, 2026Updated last month
• riscvarchive / riscv-gcc

  View on GitHub
  ☆373May 22, 2023Updated 2 years ago
• riscvarchive / riscv-qemu

  View on GitHub
  QEMU with RISC-V (RV64G, RV32G) Emulation Support
  ☆388Apr 12, 2019Updated 6 years ago
• larkmjc / rv8

  View on GitHub
  RISC-V simulator for x86-64
  ☆722Feb 5, 2022Updated 4 years ago
• openhwgroup / cva6

  View on GitHub
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,828Feb 25, 2026Updated last week
• riscv-non-isa / riscv-semihosting

  View on GitHub
  ☆32Feb 6, 2026Updated 3 weeks ago
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Mar 20, 2024Updated last year
• riscvarchive / riscv-binutils-gdb

  View on GitHub
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆151Jul 7, 2022Updated 3 years ago
• chipsalliance / dromajo

  View on GitHub
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆237Nov 20, 2024Updated last year
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated 2 years ago
• riscvarchive / risc-v-getting-started-guide

  View on GitHub
  The official RISC-V getting started guide
  ☆202Feb 12, 2024Updated 2 years ago
• ucb-bar / riscv-mini

  View on GitHub
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆604Aug 9, 2024Updated last year
• riscv-software-src / homebrew-riscv

  View on GitHub
  homebrew (macOS) packages for RISC-V toolchain
  ☆363Aug 16, 2025Updated 6 months ago
• riscv / riscv-plic-spec

  View on GitHub
  PLIC Specification
  ☆151Feb 6, 2026Updated 3 weeks ago
• riscvarchive / riscv-v-spec

  View on GitHub
  Working draft of the proposed RISC-V V vector extension
  ☆1,072Mar 17, 2024Updated last year
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆207Feb 20, 2026Updated last week
• riscvarchive / riscv-newlib

  View on GitHub
  RISC-V port of newlib
  ☆102Mar 15, 2022Updated 3 years ago
• riscv-software-src / riscv-config

  View on GitHub
  RISC-V Configuration Validator
  ☆82Mar 28, 2025Updated 11 months ago