Alternatives and similar repositories for riscv-pk

Users that are interested in riscv-pk are comparing it to the libraries listed below

• riscv-software-src / riscv-tests
  ☆998Updated 2 weeks ago
• riscv-non-isa / riscv-arch-test
  ☆560Updated this week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆757Updated last week
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆488Updated last week
• riscvarchive / riscv-gcc
  ☆370Updated last year
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆713Updated 2 months ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,165Updated 2 years ago
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,685Updated 2 weeks ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆572Updated 9 months ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,028Updated last year
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,065Updated 3 months ago
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,191Updated 2 weeks ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆832Updated last week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,113Updated 3 months ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆601Updated 3 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆875Updated last year
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆465Updated 4 years ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,886Updated last week
• riscv-collab / riscv-openocd
  Fork of OpenOCD that has RISC-V support
  ☆479Updated last month
• riscv-non-isa / riscv-sbi-doc
  Documentation for the RISC-V Supervisor Binary Interface
  ☆401Updated last week
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆724Updated 3 years ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆538Updated this week
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆706Updated 3 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,014Updated 3 years ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆652Updated 6 months ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆267Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,535Updated last week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆875Updated 4 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆366Updated last year
• sifiveinc / freedom-u-sdk
  Freedom U Software Development Kit (FUSDK)
  ☆289Updated last month