riscv-software-src/riscv-pk external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscv-software-src/riscv-pk

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscv-software-src/riscv-pk)

Close

riscv-software-src / riscv-pkView on GitHubMore

• External links
• Readme badge

RISC-V Proxy Kernel

☆703Oct 2, 2025Updated 9 months ago

Alternatives and similar repositories for riscv-pk

Users that are interested in riscv-pk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,154Jun 26, 2026Updated last week
• riscv-collab / riscv-gnu-toolchain

  View on GitHub
  GNU toolchain for RISC-V, including GCC
  ☆4,543Jun 6, 2026Updated 3 weeks ago
• riscvarchive / riscv-fesvr

  View on GitHub
  RISC-V Frontend Server
  ☆65Mar 31, 2019Updated 7 years ago
• riscv-software-src / riscv-tests

  View on GitHub
  ☆1,207Jun 3, 2026Updated last month
• riscv-software-src / opensbi

  View on GitHub
  RISC-V Open Source Supervisor Binary Interface
  ☆1,491Jun 17, 2026Updated 2 weeks ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆862May 20, 2026Updated last month
• riscv / riscv-debug-spec

  View on GitHub
  RISC-V Debug Specification Standard
  ☆517Apr 8, 2026Updated 2 months ago
• riscv-non-isa / riscv-asm-manual

  View on GitHub
  RISC-V Assembly Programmer's Manual
  ☆1,637Jun 4, 2026Updated last month
• riscv-collab / riscv-openocd

  View on GitHub
  Fork of OpenOCD that has RISC-V support
  ☆517Jun 23, 2026Updated last week
• riscv / riscv-isa-manual

  View on GitHub
  RISC-V Instruction Set Manual
  ☆4,685Jun 26, 2026Updated last week
• riscv-software-src / riscv-tools

  View on GitHub
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,193Dec 22, 2022Updated 3 years ago
• riscv-non-isa / riscv-elf-psabi-doc

  View on GitHub
  A RISC-V ELF psABI Document
  ☆848Jun 18, 2026Updated 2 weeks ago
• riscv / riscv-arch-test

  View on GitHub
  The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…
  ☆737Updated this week
• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆152Jun 4, 2026Updated last month
• Deploy on Railway without the complexity - Free Credits Offer • Ad
  Connect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
• ucb-bar / chipyard

  View on GitHub
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,309Jun 26, 2026Updated last week
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆724Updated this week
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆297Jun 5, 2026Updated 3 weeks ago
• ucb-bar / riscv-sodor

  View on GitHub
  educational microarchitectures for risc-v isa
  ☆749Sep 1, 2025Updated 10 months ago
• riscv / riscv-test-env

  View on GitHub
  ☆52Jan 9, 2026Updated 5 months ago
• riscv-non-isa / riscv-semihosting

  View on GitHub
  ☆32Jun 16, 2026Updated 2 weeks ago
• riscv-non-isa / riscv-sbi-doc

  View on GitHub
  Documentation for the RISC-V Supervisor Binary Interface
  ☆475May 13, 2026Updated last month
• riscv-boom / riscv-boom

  View on GitHub
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,186Jun 26, 2026Updated last week
• chipsalliance / rocket-chip

  View on GitHub
  Rocket Chip Generator
  ☆3,803Jun 2, 2026Updated last month
• Deploy on Railway without the complexity - Free Credits Offer • Ad
  Connect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
• riscvarchive / riscv-gcc

  View on GitHub
  ☆373May 22, 2023Updated 3 years ago
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆217Mar 20, 2024Updated 2 years ago
• riscvarchive / riscv-qemu

  View on GitHub
  QEMU with RISC-V (RV64G, RV32G) Emulation Support
  ☆388Apr 12, 2019Updated 7 years ago
• openhwgroup / cva6

  View on GitHub
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,983Jun 27, 2026Updated last week
• riscvarchive / riscv-binutils-gdb

  View on GitHub
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆152Jul 7, 2022Updated 3 years ago
• chipsalliance / dromajo

  View on GitHub
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆242Nov 20, 2024Updated last year
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated 2 years ago
• larkmjc / rv8

  View on GitHub
  RISC-V simulator for x86-64
  ☆725Feb 5, 2022Updated 4 years ago
• riscv-software-src / riscv-config

  View on GitHub
  RISC-V Configuration Validator
  ☆82Apr 16, 2026Updated 2 months ago
• Virtual machines for every use case on DigitalOcean • Ad
  Get dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
• riscvarchive / riscv-v-spec

  View on GitHub
  Working draft of the proposed RISC-V V vector extension
  ☆1,085Mar 17, 2024Updated 2 years ago
• riscvarchive / riscv-newlib

  View on GitHub
  RISC-V port of newlib
  ☆105Mar 15, 2022Updated 4 years ago
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆217Jun 25, 2026Updated last week
• riscv / riscv-plic-spec

  View on GitHub
  PLIC Specification
  ☆154Apr 8, 2026Updated 2 months ago
• riscvarchive / riscv-linux

  View on GitHub
  RISC-V Linux Port
  ☆606Apr 12, 2019Updated 7 years ago
• ucb-bar / riscv-mini

  View on GitHub
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆615Aug 9, 2024Updated last year
• chipsalliance / chisel

  View on GitHub
  Chisel: A Modern Hardware Design Language
  ☆4,701Updated this week