RISC-V Debug Specification Standard
☆517Apr 8, 2026Updated 2 months ago
Alternatives and similar repositories for riscv-debug-spec
Users that are interested in riscv-debug-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Processor Trace Specification☆217May 25, 2026Updated 2 weeks ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆296Jun 5, 2026Updated last week
- Fork of OpenOCD that has RISC-V support☆516Oct 9, 2025Updated 8 months ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆723Updated this week
- ☆148Feb 29, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆226Jan 11, 2026Updated 5 months ago
- RISC-V Proxy Kernel☆699Oct 2, 2025Updated 8 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆311Apr 1, 2026Updated 2 months ago
- RISC-V cryptography extensions standardisation work.☆414Mar 7, 2026Updated 3 months ago
- RISC-V Opcodes☆857May 20, 2026Updated 3 weeks ago
- RISC-V Instruction Set Manual☆4,653Updated this week
- ☆1,202Jun 3, 2026Updated last week
- Working draft of the proposed RISC-V Bitmanipulation extension☆217Mar 20, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Jun 4, 2026Updated last week
- Sail RISC-V model☆719Updated this week
- Spike, a RISC-V ISA Simulator☆3,136Jun 1, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆685May 27, 2026Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆271Nov 6, 2024Updated last year
- Working Draft of the RISC-V J Extension Specification☆195Mar 6, 2026Updated 3 months ago
- RISC-V Formal Verification Framework☆631Apr 6, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- RISC-V Nexus Trace TG documentation and reference code☆61Apr 8, 2026Updated 2 months ago
- PLIC Specification☆152Apr 8, 2026Updated 2 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆381Oct 19, 2023Updated 2 years ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- RISC-V IOMMU Specification☆163Updated this week
- RISC-V Configuration Validator☆82Apr 16, 2026Updated last month
- RISC-V Architecture Profiles☆188Apr 22, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,179Feb 21, 2026Updated 3 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆242Nov 20, 2024Updated last year
- RISC-V Assembly Programmer's Manual☆1,635Jun 4, 2026Updated last week
- RISC-V Profiles and Platform Specification☆116Sep 6, 2023Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- Working draft of the proposed RISC-V V vector extension☆1,083Mar 17, 2024Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week