Working Draft of the RISC-V Debug Specification Standard
☆509Apr 7, 2026Updated this week
Alternatives and similar repositories for riscv-debug-spec
Users that are interested in riscv-debug-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Processor Trace Specification☆215Updated this week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆290Apr 1, 2026Updated last week
- Fork of OpenOCD that has RISC-V support☆512Oct 9, 2025Updated 6 months ago
- ☆668Updated this week
- ☆148Feb 29, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- RISC-V Proxy Kernel☆690Oct 2, 2025Updated 6 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆305Apr 1, 2026Updated last week
- RISC-V cryptography extensions standardisation work.☆409Mar 7, 2026Updated last month
- RISC-V Opcodes☆853Mar 24, 2026Updated 2 weeks ago
- RISC-V Instruction Set Manual☆4,570Updated this week
- ☆1,153Mar 24, 2026Updated 2 weeks ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Mar 20, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,205May 26, 2025Updated 10 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Apr 2, 2026Updated last week
- Sail RISC-V model☆688Updated this week
- Spike, a RISC-V ISA Simulator☆3,062Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆671Apr 3, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆976Nov 15, 2024Updated last year
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆267Nov 6, 2024Updated last year
- Working Draft of the RISC-V J Extension Specification☆194Mar 6, 2026Updated last month
- RISC-V Formal Verification Framework☆628Apr 6, 2022Updated 4 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Nexus Trace TG documentation and reference code☆58Mar 31, 2026Updated last week
- PLIC Specification☆152Apr 1, 2026Updated last week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆378Oct 19, 2023Updated 2 years ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- RISC-V IOMMU Specification☆157Apr 2, 2026Updated last week
- RISC-V Configuration Validator☆82Mar 28, 2025Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,873Mar 23, 2026Updated 2 weeks ago
- RISC-V Architecture Profiles☆181Mar 27, 2026Updated 2 weeks ago
- VeeR EH1 core☆933May 29, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,162Feb 21, 2026Updated last month
- RISC-V Assembly Programmer's Manual☆1,624Apr 2, 2026Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- RISC-V Profiles and Platform Specification☆116Sep 6, 2023Updated 2 years ago
- Working draft of the proposed RISC-V V vector extension☆1,076Mar 17, 2024Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆157Oct 31, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Updated this week