RISC-V Debug Specification Standard
☆527Aug 26, 2026Updated this week
Alternatives and similar repositories for riscv-debug-spec
Users that are interested in riscv-debug-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Processor Trace Specification☆221Aug 17, 2026Updated 2 weeks ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆299Updated this week
- Fork of OpenOCD that has RISC-V support☆517Jul 17, 2026Updated last month
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆778Updated this week
- ☆145Feb 29, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 7 months ago
- RISC-V Proxy Kernel☆708Oct 2, 2025Updated 10 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆324Updated this week
- RISC-V cryptography extensions standardisation work.☆411Mar 7, 2026Updated 5 months ago
- RISC-V Opcodes☆872Aug 24, 2026Updated last week
- ☆1,238Aug 14, 2026Updated 2 weeks ago
- RISC-V Instruction Set Manual☆4,796Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆219Mar 20, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,280Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆153Aug 18, 2026Updated last week
- Sail RISC-V model☆758Updated this week
- Spike, a RISC-V ISA Simulator☆3,211Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆715Aug 13, 2026Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆999Nov 15, 2024Updated last year
- RISC-V IOMMU Specification☆169Aug 2, 2026Updated 3 weeks ago
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- Instruction Set Generator initially contributed by Futurewei☆313Oct 17, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆278Nov 6, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Working Draft of the RISC-V J Extension Specification☆196Mar 6, 2026Updated 5 months ago
- RISC-V Nexus Trace TG documentation and reference code☆63Jul 21, 2026Updated last month
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆383Oct 19, 2023Updated 2 years ago
- PLIC Specification☆156Jul 20, 2026Updated last month
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 4 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,087Updated this week
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,196Aug 18, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated last month
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- RISC-V Assembly Programmer's Manual☆1,637Aug 18, 2026Updated last week
- RISC-V Profiles and Platform Specification☆116Sep 6, 2023Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- Working draft of the proposed RISC-V V vector extension☆1,088Mar 17, 2024Updated 2 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,031Updated this week