Working Draft of the RISC-V Debug Specification Standard
☆507Mar 14, 2026Updated last week
Alternatives and similar repositories for riscv-debug-spec
Users that are interested in riscv-debug-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Processor Trace Specification☆209Updated this week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆289Mar 16, 2026Updated last week
- Fork of OpenOCD that has RISC-V support☆511Oct 9, 2025Updated 5 months ago
- ☆660Updated this week
- ☆148Feb 29, 2024Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- RISC-V Proxy Kernel☆689Oct 2, 2025Updated 5 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆302Feb 4, 2026Updated last month
- RISC-V cryptography extensions standardisation work.☆408Mar 7, 2026Updated 2 weeks ago
- RISC-V Opcodes☆842Mar 14, 2026Updated last week
- RISC-V Instruction Set Manual☆4,542Updated this week
- ☆1,145Jan 22, 2026Updated 2 months ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Mar 20, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Updated this week
- Sail RISC-V model☆679Updated this week
- Spike, a RISC-V ISA Simulator☆3,045Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆663Mar 8, 2026Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆261Nov 6, 2024Updated last year
- Working Draft of the RISC-V J Extension Specification☆194Mar 6, 2026Updated 2 weeks ago
- RISC-V Formal Verification Framework☆625Apr 6, 2022Updated 3 years ago
- RISC-V Nexus Trace TG documentation and reference code☆57Mar 14, 2026Updated last week
- PLIC Specification☆152Mar 14, 2026Updated last week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆377Oct 19, 2023Updated 2 years ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- RISC-V IOMMU Specification☆152Mar 14, 2026Updated last week
- RISC-V Configuration Validator☆82Mar 28, 2025Updated 11 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- RISC-V Architecture Profiles☆177Mar 13, 2026Updated last week
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,157Feb 21, 2026Updated last month
- RISC-V Assembly Programmer's Manual☆1,620Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- RISC-V Profiles and Platform Specification☆116Sep 6, 2023Updated 2 years ago
- Working draft of the proposed RISC-V V vector extension☆1,072Mar 17, 2024Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month