Working Draft of the RISC-V Debug Specification Standard
☆513Apr 8, 2026Updated last month
Alternatives and similar repositories for riscv-debug-spec
Users that are interested in riscv-debug-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Processor Trace Specification☆217May 15, 2026Updated last week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆294Updated this week
- Fork of OpenOCD that has RISC-V support☆516Oct 9, 2025Updated 7 months ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆707Updated this week
- ☆148Feb 29, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 4 months ago
- RISC-V Proxy Kernel☆697Oct 2, 2025Updated 7 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆310Apr 1, 2026Updated last month
- RISC-V cryptography extensions standardisation work.☆413Mar 7, 2026Updated 2 months ago
- RISC-V Opcodes☆853Updated this week
- RISC-V Instruction Set Manual☆4,618May 15, 2026Updated last week
- ☆1,189May 1, 2026Updated 3 weeks ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,231Apr 17, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Apr 29, 2026Updated 3 weeks ago
- Sail RISC-V model☆705Updated this week
- Spike, a RISC-V ISA Simulator☆3,115Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆683Apr 16, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆981Nov 15, 2024Updated last year
- Instruction Set Generator initially contributed by Futurewei☆309Oct 17, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- Working Draft of the RISC-V J Extension Specification☆195Mar 6, 2026Updated 2 months ago
- RISC-V Formal Verification Framework☆631Apr 6, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RISC-V Nexus Trace TG documentation and reference code☆61Apr 8, 2026Updated last month
- PLIC Specification☆152Apr 8, 2026Updated last month
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆380Oct 19, 2023Updated 2 years ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- RISC-V IOMMU Specification☆162May 13, 2026Updated last week
- RISC-V Configuration Validator☆82Apr 16, 2026Updated last month
- RISC-V Architecture Profiles☆186Apr 22, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,939May 13, 2026Updated last week
- VeeR EH1 core☆942May 29, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,175Feb 21, 2026Updated 3 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆241Nov 20, 2024Updated last year
- RISC-V Assembly Programmer's Manual☆1,629Apr 29, 2026Updated 3 weeks ago
- RISC-V Profiles and Platform Specification☆116Sep 6, 2023Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- Working draft of the proposed RISC-V V vector extension☆1,080Mar 17, 2024Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,875May 7, 2026Updated 2 weeks ago