Alternatives and similar repositories for riscv-debug-spec

Users that are interested in riscv-debug-spec are comparing it to the libraries listed below

• riscv-non-isa / riscv-arch-test
  ☆589Updated 2 weeks ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆277Updated this week
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆193Updated last month
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆270Updated 4 months ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆659Updated last month
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆792Updated 2 weeks ago
• riscvarchive / riscv-gcc
  ☆371Updated 2 years ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆375Updated 2 months ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆215Updated last year
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆609Updated 3 years ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆293Updated last year
• riscv-collab / riscv-openocd
  Fork of OpenOCD that has RISC-V support
  ☆494Updated this week
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆218Updated 3 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆894Updated 2 years ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆588Updated last year
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆364Updated last year
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆324Updated 9 months ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆152Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,117Updated 3 months ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆230Updated 9 months ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆373Updated last year
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆244Updated 10 months ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆147Updated 3 weeks ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆718Updated 2 weeks ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆674Updated 2 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆734Updated 3 weeks ago
• chipsalliance / Cores-VeeR-EH2
  ☆244Updated 2 years ago
• embench / embench-iot
  The main Embench repository
  ☆290Updated last year
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆730Updated last week
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆297Updated 3 weeks ago