riscv / riscv-debug-spec

Related projects: ⓘ

• riscv-non-isa / riscv-arch-test
  ☆501Updated 2 weeks ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆237Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆926Updated 2 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆810Updated last year
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆581Updated last week
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆537Updated last month
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆574Updated 2 years ago
• riscv-collab / riscv-openocd
  Fork of OpenOCD that has RISC-V support
  ☆439Updated this week
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆154Updated 2 months ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆255Updated 11 months ago
• riscvarchive / riscv-gcc
  ☆358Updated last year
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆203Updated 5 months ago
• sifive / freedom-tools
  Tools for SiFive's Freedom Platform
  ☆216Updated 3 years ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆213Updated last month
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆425Updated 2 weeks ago
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆313Updated 2 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆619Updated 8 months ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆997Updated 3 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆494Updated this week
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆838Updated 4 months ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆438Updated 5 months ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆280Updated 3 weeks ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆280Updated 3 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆674Updated last month
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆456Updated 3 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,338Updated this week
• riscv / sail-riscv
  Sail RISC-V model
  ☆428Updated this week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆418Updated last month
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆840Updated 3 years ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆670Updated this week