Working Draft of the RISC-V Debug Specification Standard
☆504Feb 5, 2026Updated 3 weeks ago
Alternatives and similar repositories for riscv-debug-spec
Users that are interested in riscv-debug-spec are comparing it to the libraries listed below
Sorting:
- RISC-V Processor Trace Specification☆207Feb 20, 2026Updated last week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆286Feb 22, 2026Updated last week
- Fork of OpenOCD that has RISC-V support☆510Oct 9, 2025Updated 4 months ago
- ☆649Updated this week
- ☆148Feb 29, 2024Updated 2 years ago
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 5 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆295Feb 4, 2026Updated 3 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated last month
- RISC-V cryptography extensions standardisation work.☆402Mar 8, 2024Updated last year
- RISC-V Opcodes☆841Feb 21, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Feb 21, 2026Updated last week
- ☆1,128Jan 22, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆661Updated this week
- Sail RISC-V model☆671Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated last year
- RISC-V Instruction Set Manual☆4,514Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Spike, a RISC-V ISA Simulator☆3,024Updated this week
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- RISC-V Formal Verification Framework☆625Apr 6, 2022Updated 3 years ago
- PLIC Specification☆151Feb 6, 2026Updated 3 weeks ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆376Oct 19, 2023Updated 2 years ago
- Working Draft of the RISC-V J Extension Specification☆194Dec 23, 2025Updated 2 months ago
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated last week
- RISC-V IOMMU Specification☆147Feb 22, 2026Updated last week
- RISC-V Assembly Programmer's Manual☆1,612Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- RISC-V Configuration Validator☆82Mar 28, 2025Updated 11 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated 3 weeks ago
- ☆89Aug 26, 2025Updated 6 months ago
- ☆51Jan 9, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆684Jul 16, 2025Updated 7 months ago