Alternatives and similar repositories for riscv-profiles

Users that are interested in riscv-profiles are comparing it to the libraries listed below

• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆146Updated this week
• riscv / riscv-aia

  View on GitHub
  ☆99Feb 6, 2026Updated last week
• riscvarchive / configuration-structure

  View on GitHub
  RISC-V Configuration Structure
  ☆41Oct 30, 2024Updated last year
• riscvarchive / riscv-platform-specs

  View on GitHub
  RISC-V Profiles and Platform Specification
  ☆116Sep 6, 2023Updated 2 years ago
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated last year
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆667Updated this week
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Mar 20, 2024Updated last year
• riscv / riscv-crypto

  View on GitHub
  RISC-V cryptography extensions standardisation work.
  ☆403Mar 8, 2024Updated last year
• riscv / riscv-smmtt

  View on GitHub
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆65Updated this week
• inferablejump / bagpype

  View on GitHub
  ☆15Dec 9, 2025Updated 2 months ago
• XUANTIE-RV / riscv-matrix-extension-spec

  View on GitHub
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆162Feb 11, 2025Updated last year
• chipsalliance / riscv-vector-tests

  View on GitHub
  Unit tests generator for RVV 1.0
  ☆102Nov 11, 2025Updated 3 months ago
• riscv-non-isa / iopmp-spec

  View on GitHub
  This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…
  ☆38Updated this week
• riscv-non-isa / rvv-intrinsic-doc

  View on GitHub
  ☆363Updated this week
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆89Aug 26, 2025Updated 5 months ago
• chipsalliance / t1

  View on GitHub
  ☆308Feb 6, 2026Updated last week
• riscv-software-src / riscv-config

  View on GitHub
  RISC-V Configuration Validator
  ☆81Mar 28, 2025Updated 10 months ago
• riscv / riscv-bfloat16

  View on GitHub
  ☆38Jul 9, 2024Updated last year
• riscv-non-isa / riscv-semihosting

  View on GitHub
  ☆32Feb 6, 2026Updated last week
• litmus-tests / litmus-tests-riscv

  View on GitHub
  RISC-V architecture concurrency model litmus tests
  ☆100Jan 21, 2026Updated 3 weeks ago
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆286Updated this week
• riscv-non-isa / riscv-arch-test

  View on GitHub
  ☆650Updated this week
• riscv / riscv-plic-spec

  View on GitHub
  PLIC Specification
  ☆150Feb 6, 2026Updated last week
• riscvarchive / riscv-v-spec

  View on GitHub
  Working draft of the proposed RISC-V V vector extension
  ☆1,069Mar 17, 2024Updated last year
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆833Jan 29, 2026Updated 2 weeks ago
• riscv-non-isa / riscv-sbi-doc

  View on GitHub
  Documentation for the RISC-V Supervisor Binary Interface
  ☆452Feb 6, 2026Updated last week
• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Feb 5, 2026Updated last week
• semidynamics / OpenVectorInterface

  View on GitHub
  Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit
  ☆37Dec 23, 2021Updated 4 years ago
• riscv-software-src / riscv-perf-model

  View on GitHub
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆209Updated this week
• camel-cdr / rvv-bench

  View on GitHub
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆143Jan 27, 2026Updated 2 weeks ago
• whutddk / Rift2Core

  View on GitHub
  Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
  ☆39Feb 6, 2024Updated 2 years ago
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆205Feb 6, 2026Updated last week
• riscv-non-isa / riscv-uefi

  View on GitHub
  ☆34Feb 6, 2026Updated last week
• YosysHQ / riscv-formal

  View on GitHub
  RISC-V Formal Verification Framework
  ☆178Jan 19, 2026Updated 3 weeks ago
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Feb 5, 2026Updated last week
• riscv-software-src / opensbi

  View on GitHub
  RISC-V Open Source Supervisor Binary Interface
  ☆1,370Jan 8, 2026Updated last month
• kvm-riscv / howto

  View on GitHub
  KVM RISC-V HowTOs
  ☆47Jun 9, 2022Updated 3 years ago
• riscv-non-isa / riscv-ap-tee

  View on GitHub
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆65Dec 18, 2025Updated last month
• pulp-platform / riscv-dbg

  View on GitHub
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆294Feb 4, 2026Updated last week