RISC-V Architecture Profiles
☆177Mar 3, 2026Updated this week
Alternatives and similar repositories for riscv-profiles
Users that are interested in riscv-profiles are comparing it to the libraries listed below
Sorting:
- RISC-V IOMMU Specification☆148Updated this week
- ☆99Feb 24, 2026Updated last week
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- RISC-V Profiles and Platform Specification☆116Sep 6, 2023Updated 2 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- Sail RISC-V model☆672Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated last year
- RISC-V cryptography extensions standardisation work.☆402Mar 8, 2024Updated last year
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆66Feb 27, 2026Updated last week
- ☆15Dec 9, 2025Updated 2 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆164Feb 11, 2025Updated last year
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 3 months ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆38Updated this week
- ☆89Aug 26, 2025Updated 6 months ago
- ☆364Feb 24, 2026Updated last week
- ☆311Feb 6, 2026Updated last month
- RISC-V Configuration Validator☆82Mar 28, 2025Updated 11 months ago
- ☆32Feb 6, 2026Updated last month
- ☆38Jul 9, 2024Updated last year
- RISC-V architecture concurrency model litmus tests☆100Jan 21, 2026Updated last month
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆287Feb 27, 2026Updated last week
- Working draft of the proposed RISC-V V vector extension☆1,072Mar 17, 2024Updated last year
- ☆652Updated this week
- PLIC Specification☆151Feb 6, 2026Updated last month
- RISC-V Opcodes☆841Feb 21, 2026Updated 2 weeks ago
- Documentation for the RISC-V Supervisor Binary Interface☆455Feb 6, 2026Updated last month
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Feb 27, 2026Updated last week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆211Feb 8, 2026Updated 3 weeks ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆145Jan 27, 2026Updated last month
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- RISC-V Processor Trace Specification☆207Feb 20, 2026Updated 2 weeks ago
- ☆34Feb 6, 2026Updated last month
- Working Draft of the RISC-V Debug Specification Standard☆505Updated this week
- RISC-V Formal Verification Framework☆182Updated this week
- KVM RISC-V HowTOs☆47Jun 9, 2022Updated 3 years ago
- RISC-V Open Source Supervisor Binary Interface☆1,387Feb 25, 2026Updated last week
- ☆1,128Jan 22, 2026Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆297Feb 4, 2026Updated last month