riscv/riscv-profiles external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscv/riscv-profiles

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscv/riscv-profiles)

Close

riscv / riscv-profilesView on GitHubMore

• External links
• Readme badge

RISC-V Architecture Profiles

☆192Jul 21, 2026Updated 2 months ago

Alternatives and similar repositories for riscv-profiles

Users that are interested in riscv-profiles are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• riscv / riscv-aia

  View on GitHub
  ☆106Jul 20, 2026Updated 2 months ago
• riscvarchive / riscv-platform-specs

  View on GitHub
  RISC-V Profiles and Platform Specification
  ☆116Sep 6, 2023Updated 3 years ago
• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆171Updated this week
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆145Feb 29, 2024Updated 2 years ago
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆221Mar 20, 2024Updated 2 years ago
• Deploy on Railway without the complexity - Free Credits Offer • Ad
  Connect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
• riscv-non-isa / riscv-rvv-intrinsic-doc

  View on GitHub
  ☆381Aug 26, 2026Updated 3 weeks ago
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆775Updated this week
• riscv-non-isa / riscv-iopmp

  View on GitHub
  This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…
  ☆42Updated this week
• riscv / riscv-bfloat16

  View on GitHub
  ☆40Mar 6, 2026Updated 6 months ago
• riscv-software-src / riscv-config

  View on GitHub
  RISC-V Configuration Validator
  ☆82Apr 16, 2026Updated 5 months ago
• riscv / riscv-crypto

  View on GitHub
  RISC-V cryptography extensions standardisation work.
  ☆411Mar 7, 2026Updated 6 months ago
• riscvarchive / configuration-structure

  View on GitHub
  RISC-V Configuration Structure
  ☆41Oct 30, 2024Updated last year
• riscv / riscv-worlds

  View on GitHub
  RISC-V Worlds provides isolation in a hardware platform by constraining access to system physical addresses.
  ☆15Aug 12, 2026Updated last month
• riscvarchive / riscv-v-spec

  View on GitHub
  Working draft of the proposed RISC-V V vector extension
  ☆1,088Mar 17, 2024Updated 2 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• riscv / riscv-arch-test

  View on GitHub
  The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…
  ☆791Updated this week
• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆153Sep 7, 2026Updated 2 weeks ago
• riscv / riscv-cheri

  View on GitHub
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆120Updated this week
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆300Sep 15, 2026Updated last week
• chipsalliance / riscv-vector-tests

  View on GitHub
  Unit tests generator for RVV 1.0
  ☆118May 25, 2026Updated 4 months ago
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆91Aug 26, 2025Updated last year
• XUANTIE-RV / riscv-matrix-extension-spec

  View on GitHub
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆188Apr 1, 2026Updated 5 months ago
• riscv / riscv-plic-spec

  View on GitHub
  PLIC Specification
  ☆156Jul 20, 2026Updated 2 months ago
• riscv / riscv-debug-spec

  View on GitHub
  RISC-V Debug Specification Standard
  ☆529Aug 26, 2026Updated 3 weeks ago
• Deploy on Railway without the complexity - Free Credits Offer • Ad
  Connect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆878Sep 18, 2026Updated last week
• semidynamics / OpenVectorInterface

  View on GitHub
  Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit
  ☆39Dec 23, 2021Updated 4 years ago
• zero-day-labs / riscv-aia

  View on GitHub
  AIA IP compliant with the RISC-V AIA spec
  ☆47Sep 7, 2026Updated 2 weeks ago
• chipsalliance / t1

  View on GitHub
  ☆324Jul 22, 2026Updated 2 months ago
• riscv / docs-resources

  View on GitHub
  ☆56Updated this week
• riscv-non-isa / riscv-server-soc

  View on GitHub
  The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate …
  ☆34Sep 4, 2026Updated 2 weeks ago
• riscv-non-isa / riscv-sbi-doc

  View on GitHub
  Documentation for the RISC-V Supervisor Binary Interface
  ☆482Jul 21, 2026Updated 2 months ago
• riscv / riscv-j-extension

  View on GitHub
  Working Draft of the RISC-V J Extension Specification
  ☆197Mar 6, 2026Updated 6 months ago
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆223Sep 14, 2026Updated last week
• GPUs on demand by Runpod - Special Offer Available • Ad
  Run AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
• riscv-non-isa / riscv-semihosting

  View on GitHub
  ☆32Jul 21, 2026Updated 2 months ago
• whutddk / Rift2Core

  View on GitHub
  Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
  ☆41Feb 6, 2024Updated 2 years ago
• riscv-non-isa / riscv-uefi

  View on GitHub
  ☆34Jul 21, 2026Updated 2 months ago
• riscv-non-isa / riscv-brs

  View on GitHub
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆60Updated this week
• arch-simulator-sig / simulator-paper

  View on GitHub
  ☆12Sep 18, 2024Updated 2 years ago
• josecm / riscv-hyp-tests

  View on GitHub
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆46Nov 24, 2025Updated 10 months ago
• riscv-software-src / riscv-tests

  View on GitHub
  ☆1,244Updated this week