riscv/riscv-profiles external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscv/riscv-profiles

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscv/riscv-profiles)

Close

riscv / riscv-profilesView on GitHubMore

• External links
• Readme badge

RISC-V Architecture Profiles

☆192Jul 21, 2026Updated 3 weeks ago

Alternatives and similar repositories for riscv-profiles

Users that are interested in riscv-profiles are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• riscv / riscv-aia

  View on GitHub
  ☆106Jul 20, 2026Updated 3 weeks ago
• riscvarchive / riscv-platform-specs

  View on GitHub
  RISC-V Profiles and Platform Specification
  ☆116Sep 6, 2023Updated 2 years ago
• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆169Aug 2, 2026Updated last week
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated 2 years ago
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆219Mar 20, 2024Updated 2 years ago
• Serverless GPU API endpoints on Runpod - Get Bonus Credits • Ad
  Skip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
• riscv-non-isa / riscv-rvv-intrinsic-doc

  View on GitHub
  ☆378Updated this week
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆749Updated this week
• riscv-non-isa / riscv-iopmp

  View on GitHub
  This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…
  ☆40Updated this week
• riscv / riscv-bfloat16

  View on GitHub
  ☆40Mar 6, 2026Updated 5 months ago
• riscv-software-src / riscv-config

  View on GitHub
  RISC-V Configuration Validator
  ☆82Apr 16, 2026Updated 3 months ago
• riscv / riscv-crypto

  View on GitHub
  RISC-V cryptography extensions standardisation work.
  ☆410Mar 7, 2026Updated 5 months ago
• riscvarchive / configuration-structure

  View on GitHub
  RISC-V Configuration Structure
  ☆41Oct 30, 2024Updated last year
• riscv / riscv-worlds

  View on GitHub
  RISC-V Worlds provides isolation in a hardware platform by constraining access to system physical addresses.
  ☆15Updated this week
• riscvarchive / riscv-v-spec

  View on GitHub
  Working draft of the proposed RISC-V V vector extension
  ☆1,088Mar 17, 2024Updated 2 years ago
• 1-Click AI Models by DigitalOcean Gradient • Ad
  Deploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
• riscv / riscv-arch-test

  View on GitHub
  The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…
  ☆768Updated this week
• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆153Aug 3, 2026Updated last week
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆299Updated this week
• riscv / riscv-cheri

  View on GitHub
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆119Updated this week
• chipsalliance / riscv-vector-tests

  View on GitHub
  Unit tests generator for RVV 1.0
  ☆115May 25, 2026Updated 2 months ago
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆91Aug 26, 2025Updated 11 months ago
• XUANTIE-RV / riscv-matrix-extension-spec

  View on GitHub
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆187Apr 1, 2026Updated 4 months ago
• riscv / riscv-plic-spec

  View on GitHub
  PLIC Specification
  ☆156Jul 20, 2026Updated 3 weeks ago
• riscv / riscv-debug-spec

  View on GitHub
  RISC-V Debug Specification Standard
  ☆524Jul 21, 2026Updated 3 weeks ago
• AI Agents on DigitalOcean Gradient AI Platform • Ad
  Build production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆873Updated this week
• semidynamics / OpenVectorInterface

  View on GitHub
  Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit
  ☆39Dec 23, 2021Updated 4 years ago
• zero-day-labs / riscv-aia

  View on GitHub
  AIA IP compliant with the RISC-V AIA spec
  ☆47Jan 27, 2025Updated last year
• chipsalliance / t1

  View on GitHub
  ☆320Jul 22, 2026Updated 3 weeks ago
• riscv / docs-resources

  View on GitHub
  ☆55Updated this week
• riscv-non-isa / riscv-server-soc

  View on GitHub
  The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate …
  ☆34Aug 3, 2026Updated last week
• riscv-non-isa / riscv-sbi-doc

  View on GitHub
  Documentation for the RISC-V Supervisor Binary Interface
  ☆482Jul 21, 2026Updated 3 weeks ago
• riscv / riscv-j-extension

  View on GitHub
  Working Draft of the RISC-V J Extension Specification
  ☆196Mar 6, 2026Updated 5 months ago
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆220Aug 4, 2026Updated last week
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• riscv-non-isa / riscv-semihosting

  View on GitHub
  ☆32Jul 21, 2026Updated 3 weeks ago
• whutddk / Rift2Core

  View on GitHub
  Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
  ☆40Feb 6, 2024Updated 2 years ago
• riscv-non-isa / riscv-uefi

  View on GitHub
  ☆34Jul 21, 2026Updated 3 weeks ago
• riscv-non-isa / riscv-brs

  View on GitHub
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆60Jul 21, 2026Updated 3 weeks ago
• arch-simulator-sig / simulator-paper

  View on GitHub
  ☆12Sep 18, 2024Updated last year
• riscv-software-src / riscv-tests

  View on GitHub
  ☆1,229Updated this week
• josecm / riscv-hyp-tests

  View on GitHub
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆45Nov 24, 2025Updated 8 months ago