A matrix extension proposal for AI applications under RISC-V architecture
☆164Feb 11, 2025Updated last year
Alternatives and similar repositories for riscv-matrix-extension-spec
Users that are interested in riscv-matrix-extension-spec are comparing it to the libraries listed below
Sorting:
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆99Feb 10, 2026Updated 3 weeks ago
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 4 months ago
- RISC-V Matrix Specification☆23Dec 2, 2024Updated last year
- RISC-V Integrated Matrix Development Repository☆21Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆495Nov 27, 2025Updated 3 months ago
- matrix-coprocessor for RISC-V☆30Feb 27, 2026Updated last week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆875Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Feb 26, 2026Updated last week
- ☆364Feb 24, 2026Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆136Feb 25, 2026Updated last week
- RISC-V Architecture Profiles☆177Updated this week
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated 11 months ago
- ☆311Feb 6, 2026Updated last month
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆145Jan 27, 2026Updated last month
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 3 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆235Jan 14, 2026Updated last month
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 4 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆571Oct 21, 2025Updated 4 months ago
- RISC-V Zve32x Vector Coprocessor☆207Jan 22, 2026Updated last month
- Open-source non-blocking L2 cache☆54Updated this week
- ☆38Jul 9, 2024Updated last year
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- ET Accelerator Firmware and Runtime☆35Feb 18, 2026Updated 2 weeks ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Feb 10, 2026Updated 3 weeks ago
- RV64GC Linux Capable RISC-V Core☆54Oct 20, 2025Updated 4 months ago
- Vector processor for RISC-V vector ISA☆137Oct 19, 2020Updated 5 years ago
- Berkeley's Spatial Array Generator☆1,225Feb 27, 2026Updated last week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆211Feb 8, 2026Updated 3 weeks ago
- Open source high performance IEEE-754 floating unit☆90Feb 26, 2024Updated 2 years ago
- OpenXuantie - OpenC910 Core☆1,391Jun 28, 2024Updated last year
- Administrative repository for the Attached Matrix Facility Task Group☆14Dec 11, 2023Updated 2 years ago
- ☆43Mar 31, 2025Updated 11 months ago
- RiVEC Bencmark Suite☆128Nov 27, 2024Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- ☆58Feb 18, 2019Updated 7 years ago
- ☆368Sep 12, 2025Updated 5 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week