A matrix extension proposal for AI applications under RISC-V architecture
☆187Apr 1, 2026Updated 5 months ago
Alternatives and similar repositories for riscv-matrix-extension-spec
Users that are interested in riscv-matrix-extension-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Integrated Matrix Development Repository☆26Aug 24, 2026Updated last week
- An optimized neural network operator library for chips base on Xuantie CPU.☆104Feb 10, 2026Updated 6 months ago
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated 10 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆542Aug 19, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆169Updated this week
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 6 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆940Aug 18, 2026Updated 2 weeks ago
- ☆40Mar 6, 2026Updated 5 months ago
- matrix-coprocessor for RISC-V☆37Feb 27, 2026Updated 6 months ago
- ☆380Aug 26, 2026Updated last week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Unit tests generator for RVV 1.0☆117May 25, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- XuanTie vendor extension Instruction Set spec☆47Aug 26, 2026Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆157Updated this week
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- ☆320Jul 22, 2026Updated last month
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆262Aug 18, 2026Updated 2 weeks ago
- Vector processor for RISC-V vector ISA☆145Oct 19, 2020Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month
- RISC-V Zve32x Vector Coprocessor☆221Jan 22, 2026Updated 7 months ago
- Open source high performance IEEE-754 floating unit☆99Feb 26, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Berkeley's Spatial Array Generator☆1,446Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Aug 14, 2026Updated 3 weeks ago
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated last month
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 3 years ago
- Administrative repository for the Attached Matrix Facility Task Group☆14Dec 11, 2023Updated 2 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆39Mar 26, 2024Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆42Updated this week
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- Open-source non-blocking L2 cache☆65Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆390Aug 19, 2026Updated 2 weeks ago
- OpenXuantie - OpenC910 Core☆1,472Jun 28, 2024Updated 2 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆37Jul 27, 2026Updated last month
- ☆157Oct 6, 2023Updated 2 years ago
- RISC-V Opcodes☆872Aug 24, 2026Updated last week
- ☆62Feb 18, 2019Updated 7 years ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆116Apr 12, 2025Updated last year