XUANTIE-RV / riscv-matrix-extension-specLinks
A matrix extension proposal for AI applications under RISC-V architecture
☆153Updated 8 months ago
Alternatives and similar repositories for riscv-matrix-extension-spec
Users that are interested in riscv-matrix-extension-spec are comparing it to the libraries listed below
Sorting:
- RiVEC Bencmark Suite☆123Updated 10 months ago
- Unit tests generator for RVV 1.0☆92Updated last month
- GPGPU supporting RISCV-V, developed with verilog HDL☆116Updated 8 months ago
- ☆104Updated last week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆309Updated last month
- A Chisel RTL generator for network-on-chip interconnects☆212Updated 2 months ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Updated last year
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- ☆192Updated this week
- Modeling Architectural Platform☆211Updated this week
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- ☆198Updated 4 months ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆224Updated 2 years ago
- Pure digital components of a UCIe controller☆73Updated 2 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆189Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆466Updated 2 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 2 weeks ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- XiangShan Frontend Develop Environment☆67Updated last month
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- A scalable High-Level Synthesis framework on MLIR☆281Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆250Updated 3 years ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago