XUANTIE-RV / riscv-matrix-extension-specLinks
A matrix extension proposal for AI applications under RISC-V architecture
☆151Updated 6 months ago
Alternatives and similar repositories for riscv-matrix-extension-spec
Users that are interested in riscv-matrix-extension-spec are comparing it to the libraries listed below
Sorting:
- Unit tests generator for RVV 1.0☆89Updated 2 weeks ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆108Updated 6 months ago
- RiVEC Bencmark Suite☆120Updated 8 months ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆33Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆207Updated this week
- ☆97Updated this week
- Vector Acceleration IP core for RISC-V*☆182Updated 3 months ago
- ☆178Updated 3 weeks ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- Wrapper for Rocket-Chip on FPGAs☆136Updated 2 years ago
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- ☆184Updated 2 months ago
- XiangShan Frontend Develop Environment☆64Updated this week
- A scalable High-Level Synthesis framework on MLIR☆270Updated last year
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- Modeling Architectural Platform☆200Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆453Updated 3 weeks ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆185Updated this week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆299Updated 3 months ago
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆222Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- RISC-V Matrix Specification☆22Updated 8 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆206Updated 2 months ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Modern co-simulation framework for RISC-V CPUs☆148Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago
- Pure digital components of a UCIe controller☆67Updated last month