XUANTIE-RV / riscv-matrix-extension-specLinks
A matrix extension proposal for AI applications under RISC-V architecture
☆148Updated 3 months ago
Alternatives and similar repositories for riscv-matrix-extension-spec
Users that are interested in riscv-matrix-extension-spec are comparing it to the libraries listed below
Sorting:
- GPGPU supporting RISCV-V, developed with verilog HDL☆101Updated 3 months ago
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- RiVEC Bencmark Suite☆115Updated 6 months ago
- ☆86Updated this week
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- ☆158Updated last month
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆30Updated last year
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- Vector Acceleration IP core for RISC-V*☆178Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 2 weeks ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- ☆42Updated 3 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- ☆86Updated last month
- Modern co-simulation framework for RISC-V CPUs☆145Updated this week
- some knowleage about SystemC/TLM etc.