A matrix extension proposal for AI applications under RISC-V architecture
☆187Apr 1, 2026Updated 6 months ago
Alternatives and similar repositories for riscv-matrix-extension-spec
Users that are interested in riscv-matrix-extension-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Integrated Matrix Development Repository☆27Updated this week
- An optimized neural network operator library for chips base on Xuantie CPU.☆105Feb 10, 2026Updated 8 months ago
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆551Oct 8, 2026Updated last week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆175Oct 7, 2026Updated last week
- AI-ML-NLP Task Group☆14Aug 10, 2023Updated 3 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 8 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆957Updated this week
- ☆40Mar 6, 2026Updated 7 months ago
- matrix-coprocessor for RISC-V☆40Feb 27, 2026Updated 7 months ago
- ☆381Sep 30, 2026Updated 2 weeks ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Unit tests generator for RVV 1.0☆118May 25, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- XuanTie vendor extension Instruction Set spec☆47Sep 7, 2026Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆158Oct 8, 2026Updated last week
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- ☆324Jul 22, 2026Updated 2 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆264Updated this week
- Vector processor for RISC-V vector ISA☆147Oct 19, 2020Updated 5 years ago
- RISC-V Zve32x Vector Coprocessor☆224Jan 22, 2026Updated 8 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆645Sep 14, 2026Updated last month
- Open source high performance IEEE-754 floating unit☆100Feb 26, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Berkeley's Spatial Array Generator☆1,510Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Aug 14, 2026Updated 2 months ago
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 2 months ago
- Input / Output Physical Memory Protection Unit for RISC-V☆16Jul 20, 2023Updated 3 years ago
- Administrative repository for the Attached Matrix Facility Task Group☆15Dec 11, 2023Updated 2 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆39Mar 26, 2024Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆42Aug 31, 2026Updated last month
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- Open-source non-blocking L2 cache☆65Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆392Aug 19, 2026Updated last month
- OpenXuantie - OpenC910 Core☆1,479Jun 28, 2024Updated 2 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated 2 months ago
- ☆159Oct 6, 2023Updated 3 years ago
- RISC-V Opcodes☆884Sep 18, 2026Updated 3 weeks ago
- ☆62Feb 18, 2019Updated 7 years ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆118Apr 12, 2025Updated last year