A matrix extension proposal for AI applications under RISC-V architecture
☆190Apr 1, 2026Updated 7 months ago
Alternatives and similar repositories for riscv-matrix-extension-spec
Users that are interested in riscv-matrix-extension-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year
- An optimized neural network operator library for chips base on Xuantie CPU.☆105Feb 10, 2026Updated 8 months ago
- RISC-V Integrated Matrix Development Repository☆27Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆562Oct 16, 2026Updated 2 weeks ago
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 8 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆969Oct 26, 2026Updated last week
- matrix-coprocessor for RISC-V☆40Feb 27, 2026Updated 8 months ago
- XuanTie vendor extension Instruction Set spec☆47Oct 15, 2026Updated 3 weeks ago
- RISC-V Zve32x Vector Coprocessor☆225Jan 22, 2026Updated 9 months ago
- Administrative repository for the Attached Matrix Facility Task Group☆15Dec 11, 2023Updated 2 years ago
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- Unit tests generator for RVV 1.0☆118May 25, 2026Updated 5 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆179Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- AI-ML-NLP Task Group☆14Aug 10, 2023Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆159Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- ☆382Oct 15, 2026Updated 2 weeks ago
- Berkeley's Spatial Array Generator☆1,549Updated this week
- ☆324Jul 22, 2026Updated 3 months ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆39Mar 26, 2024Updated 2 years ago
- RISC-V Vector Matrix Extension☆12Jul 29, 2026Updated 3 months ago
- ☆40Mar 6, 2026Updated 7 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆650Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆265Oct 12, 2026Updated 3 weeks ago
- RiVEC Bencmark Suite☆134Nov 27, 2024Updated last year
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated 3 months ago
- ☆395Aug 19, 2026Updated 2 months ago
- Open source high performance IEEE-754 floating unit☆100Feb 26, 2024Updated 2 years ago
- Vector processor for RISC-V vector ISA☆147Oct 19, 2020Updated 6 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆155Aug 14, 2026Updated 2 months ago
- Open-source non-blocking L2 cache☆65Oct 26, 2026Updated last week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- ☆48Updated this week
- OpenXuantie - OpenC910 Core☆1,490Jun 28, 2024Updated 2 years ago
- Working draft of the proposed RISC-V V vector extension☆1,089Mar 17, 2024Updated 2 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆226Oct 20, 2026Updated 2 weeks ago
- ☆86Jun 1, 2022Updated 4 years ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆16Oct 16, 2026Updated 2 weeks ago