XUANTIE-RV / riscv-matrix-extension-specLinks
A matrix extension proposal for AI applications under RISC-V architecture
☆152Updated 7 months ago
Alternatives and similar repositories for riscv-matrix-extension-spec
Users that are interested in riscv-matrix-extension-spec are comparing it to the libraries listed below
Sorting:
- RiVEC Bencmark Suite☆123Updated 10 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆113Updated 7 months ago
- Unit tests generator for RVV 1.0☆92Updated last week
- ☆103Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆34Updated last year
- Pure digital components of a UCIe controller☆71Updated 3 weeks ago
- ☆195Updated 3 months ago
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆210Updated 4 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆462Updated 2 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆306Updated last week
- Wrapper for Rocket-Chip on FPGAs☆137Updated 2 years ago
- Vector Acceleration IP core for RISC-V*☆183Updated 4 months ago
- XiangShan Frontend Develop Environment☆66Updated last week
- ☆87Updated 2 weeks ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆189Updated 2 weeks ago
- Modeling Architectural Platform☆206Updated this week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆225Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- Open source high performance IEEE-754 floating unit☆84Updated last year
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- ☆183Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Pick your favorite language to verify your chip.☆70Updated last week
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- Modern co-simulation framework for RISC-V CPUs☆157Updated this week
- A scalable High-Level Synthesis framework on MLIR☆278Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆112Updated last month