XUANTIE-RV / riscv-matrix-extension-specLinks
A matrix extension proposal for AI applications under RISC-V architecture
☆148Updated 4 months ago
Alternatives and similar repositories for riscv-matrix-extension-spec
Users that are interested in riscv-matrix-extension-spec are comparing it to the libraries listed below
Sorting:
- GPGPU supporting RISCV-V, developed with verilog HDL☆102Updated 4 months ago
- Unit tests generator for RVV 1.0☆88Updated last month
- RiVEC Bencmark Suite☆117Updated 6 months ago
- A Chisel RTL generator for network-on-chip interconnects☆202Updated last month
- Vector processor for RISC-V vector ISA☆121Updated 4 years ago
- ☆163Updated last month
- An AXI4 crossbar implementation in SystemVerilog☆157Updated last week
- A Fast, Low-Overhead On-chip Network☆211Updated this week
- Vector Acceleration IP core for RISC-V*☆179Updated last month
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆132Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆435Updated this week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆195Updated 5 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆280Updated last month
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆30Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- ☆86Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- ☆179Updated last year
- The multi-core cluster of a PULP system.☆101Updated this week
- A scalable High-Level Synthesis framework on MLIR☆261Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆165Updated this week
- RISC-V Matrix Specification☆22Updated 6 months ago
- ☆66Updated 3 years ago
- Verilog Configurable Cache☆178Updated 6 months ago
- Instruction Set Generator initially contributed by Futurewei☆288Updated last year
- ☆174Updated last week
- Network on Chip Implementation written in SytemVerilog☆178Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆146Updated this week