GNU toolchain for RISC-V, including GCC
☆4,381Feb 13, 2026Updated 3 weeks ago
Alternatives and similar repositories for riscv-gnu-toolchain
Users that are interested in riscv-gnu-toolchain are comparing it to the libraries listed below
Sorting:
- Spike, a RISC-V ISA Simulator☆3,024Feb 26, 2026Updated last week
- RISC-V Instruction Set Manual☆4,514Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,178Dec 22, 2022Updated 3 years ago
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 5 months ago
- ☆1,128Jan 22, 2026Updated last month
- ☆373May 22, 2023Updated 2 years ago
- RISC-V Assembly Programmer's Manual☆1,615Feb 26, 2026Updated last week
- Xv6 for RISC-V☆9,277Dec 17, 2025Updated 2 months ago
- RISC-V Open Source Supervisor Binary Interface☆1,387Feb 25, 2026Updated last week
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- RISC-V Opcodes☆841Feb 21, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- Working draft of the proposed RISC-V V vector extension☆1,072Mar 17, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,598Updated this week
- Fork of OpenOCD that has RISC-V support☆510Oct 9, 2025Updated 4 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,391Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- Open-source high-performance RISC-V processor☆6,885Updated this week
- ☆652Updated this week
- A RISC-V ELF psABI Document☆832Feb 6, 2026Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- The Ultra-Low Power RISC-V Core☆1,748Aug 6, 2025Updated 7 months ago
- RISC-V CPU Core (RV32IM)☆1,656Sep 18, 2021Updated 4 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- Yosys Open SYnthesis Suite☆4,305Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,498Jan 7, 2026Updated last month
- Working Draft of the RISC-V Debug Specification Standard☆505Updated this week
- RISC-V Linux Port☆607Apr 12, 2019Updated 6 years ago
- homebrew (macOS) packages for RISC-V toolchain☆363Aug 16, 2025Updated 6 months ago
- Icarus Verilog☆3,338Feb 25, 2026Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,815Mar 24, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- Official QEMU mirror. Please see https://www.qemu.org/contribute/ for how to submit changes to QEMU. Pull Requests are disabled. Please o…☆12,770Updated this week
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- Build your hardware, easily!☆3,747Updated this week