GNU toolchain for RISC-V, including GCC
☆4,640Aug 27, 2026Updated last month
Alternatives and similar repositories for riscv-gnu-toolchain
Users that are interested in riscv-gnu-toolchain are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spike, a RISC-V ISA Simulator☆3,252Updated this week
- RISC-V Instruction Set Manual☆4,850Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,195Dec 22, 2022Updated 3 years ago
- RISC-V Proxy Kernel☆709Oct 2, 2025Updated last year
- ☆1,253Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆367May 22, 2023Updated 3 years ago
- Rocket Chip Generator☆3,885Sep 13, 2026Updated last month
- RISC-V Assembly Programmer's Manual☆1,653Oct 6, 2026Updated last week
- RISC-V Open Source Supervisor Binary Interface☆1,546Sep 28, 2026Updated 2 weeks ago
- Xv6 for RISC-V☆10,631Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,160Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- Working draft of the proposed RISC-V V vector extension☆1,088Mar 17, 2024Updated 2 years ago
- RISC-V Opcodes☆884Sep 18, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,421Updated this week
- Chisel: A Modern Hardware Design Language☆4,809Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,287Updated this week
- Open-source high-performance RISC-V processor☆7,310Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,261Updated this week
- Fork of OpenOCD that has RISC-V support☆517Jul 17, 2026Updated 2 months ago
- Verilator open-source SystemVerilog simulator and lint system☆4,008Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆800Updated this week
- Random instruction generator for RISC-V processor verification☆1,366Sep 21, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A RISC-V ELF psABI Document☆858Updated this week
- The Ultra-Low Power RISC-V Core☆1,939Sep 25, 2026Updated 2 weeks ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,106Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,314Updated this week
- RISC-V CPU Core (RV32IM)☆1,804Sep 18, 2021Updated 5 years ago
- RISC-V Linux Port☆607Apr 12, 2019Updated 7 years ago
- OpenXuantie - OpenC910 Core☆1,479Jun 28, 2024Updated 2 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,854Mar 24, 2021Updated 5 years ago
- Source files for SiFive's Freedom platforms☆1,148Jul 17, 2026Updated 2 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- VeeR EH1 core☆971Jul 16, 2026Updated 2 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,626Updated this week
- Open Source Software for Developing on the Freedom E Platform - Deprecated☆583Jul 1, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,805Updated this week
- ☆381Sep 30, 2026Updated 2 weeks ago
- homebrew (macOS) packages for RISC-V toolchain☆370Jul 9, 2026Updated 3 months ago
- RISC-V Debug Specification Standard☆530Aug 26, 2026Updated last month