Alternatives and similar repositories for riscv-gnu-toolchain

Users that are interested in riscv-gnu-toolchain are comparing it to the libraries listed below

• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆3,011Updated last week
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆4,477Updated this week
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,600Updated last month
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,366Updated 3 weeks ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,174Updated 3 years ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆684Updated 4 months ago
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,669Updated 3 weeks ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,067Updated last week
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,067Updated last year
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆829Updated this week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆831Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,999Updated last month
• riscv-software-src / riscv-tests
  ☆1,117Updated last week
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,791Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,631Updated 4 years ago
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,554Updated last week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,324Updated this week
• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,806Updated 4 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,480Updated 3 weeks ago
• steveicarus / iverilog
  Icarus Verilog
  ☆3,306Updated last week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,128Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,919Updated last year
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,715Updated 5 months ago
• riscvarchive / riscv-gcc
  ☆372Updated 2 years ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆908Updated 4 years ago
• gem5 / gem5
  The official repository for the gem5 computer-system architecture simulator.
  ☆2,446Updated this week
• TheThirdOne / rars
  RARS -- RISC-V Assembler and Runtime Simulator
  ☆1,491Updated last year
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,384Updated last year
• riscv-non-isa / riscv-sbi-doc
  Documentation for the RISC-V Supervisor Binary Interface
  ☆451Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,751Updated last week