Alternatives and similar repositories for riscv-gnu-toolchain

Users that are interested in riscv-gnu-toolchain are comparing it to the libraries listed below

• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆4,215Updated last week
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,790Updated 2 weeks ago
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,549Updated 3 weeks ago
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,240Updated 3 weeks ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,171Updated 2 years ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,041Updated last year
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆654Updated 2 weeks ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆788Updated 2 weeks ago
• riscv-software-src / riscv-tests
  ☆1,043Updated 2 months ago
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆797Updated last week
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,521Updated 2 months ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,956Updated 3 months ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,036Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,588Updated last week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,937Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,846Updated last month
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,373Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,519Updated 3 years ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,629Updated last year
• steveicarus / iverilog
  Icarus Verilog
  ☆3,120Updated 3 weeks ago
• riscvarchive / riscv-gcc
  ☆371Updated 2 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,391Updated last month
• riscv-non-isa / riscv-sbi-doc
  Documentation for the RISC-V Supervisor Binary Interface
  ☆423Updated last month
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆500Updated 9 months ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,300Updated last year
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,568Updated 2 weeks ago
• TheThirdOne / rars
  RARS -- RISC-V Assembler and Runtime Simulator
  ☆1,378Updated last year
• SI-RISCV / e200_opensource
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,750Updated 4 years ago
• OSCPU / NutShell
  RISC-V SoC designed by students in UCAS
  ☆1,475Updated 3 weeks ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,609Updated 2 weeks ago