Alternatives and similar repositories for riscv-gnu-toolchain:

Users that are interested in riscv-gnu-toolchain are comparing it to the libraries listed below

• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,626Updated last week
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆3,959Updated this week
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,157Updated this week
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,489Updated 2 weeks ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,158Updated 2 years ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆614Updated last month
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,011Updated last year
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,848Updated last week
• riscv-software-src / riscv-tests
  ☆957Updated 3 weeks ago
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,383Updated this week
• riscvarchive / riscv-gcc
  ☆369Updated last year
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆758Updated last week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆734Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,778Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,398Updated 3 years ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,703Updated last month
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆478Updated 4 months ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,370Updated 9 months ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆867Updated 4 years ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,792Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,414Updated this week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,247Updated this week
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,237Updated 8 months ago
• riscv-non-isa / riscv-sbi-doc
  Documentation for the RISC-V Supervisor Binary Interface
  ☆392Updated last week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,500Updated last month
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,441Updated 5 months ago
• riscv-non-isa / riscv-arch-test
  ☆549Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆972Updated 3 years ago
• riscv-software-src / homebrew-riscv
  homebrew (macOS) packages for RISC-V toolchain
  ☆332Updated 5 months ago
• steveicarus / iverilog
  Icarus Verilog
  ☆2,989Updated 2 weeks ago