GNU toolchain for RISC-V, including GCC
☆4,394Mar 13, 2026Updated this week
Alternatives and similar repositories for riscv-gnu-toolchain
Users that are interested in riscv-gnu-toolchain are comparing it to the libraries listed below
Sorting:
- Spike, a RISC-V ISA Simulator☆3,034Feb 26, 2026Updated 2 weeks ago
- RISC-V Instruction Set Manual☆4,529Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,181Dec 22, 2022Updated 3 years ago
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 5 months ago
- ☆1,137Jan 22, 2026Updated last month
- ☆373May 22, 2023Updated 2 years ago
- RISC-V Assembly Programmer's Manual☆1,620Updated this week
- Xv6 for RISC-V☆9,317Dec 17, 2025Updated 2 months ago
- RISC-V Open Source Supervisor Binary Interface☆1,396Feb 25, 2026Updated 2 weeks ago
- Rocket Chip Generator☆3,710Feb 25, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,837Mar 6, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,011Jun 27, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,048Feb 11, 2026Updated last month
- RISC-V Opcodes☆841Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,176Updated this week
- Working draft of the proposed RISC-V V vector extension☆1,071Mar 17, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,606Updated this week
- Fork of OpenOCD that has RISC-V support☆511Oct 9, 2025Updated 5 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,414Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,090Feb 5, 2026Updated last month
- Open-source high-performance RISC-V processor☆6,895Updated this week
- ☆655Updated this week
- A RISC-V ELF psABI Document☆836Updated this week
- Random instruction generator for RISC-V processor verification☆1,259Mar 5, 2026Updated last week
- The Ultra-Low Power RISC-V Core☆1,760Aug 6, 2025Updated 7 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,785Feb 17, 2026Updated 3 weeks ago
- RISC-V CPU Core (RV32IM)☆1,662Sep 18, 2021Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- Yosys Open SYnthesis Suite☆4,316Mar 6, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,499Jan 7, 2026Updated 2 months ago
- Working Draft of the RISC-V Debug Specification Standard☆506Mar 7, 2026Updated last week
- RISC-V Linux Port☆607Apr 12, 2019Updated 6 years ago
- homebrew (macOS) packages for RISC-V toolchain☆364Aug 16, 2025Updated 6 months ago
- Icarus Verilog☆3,363Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,821Mar 24, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,191Sep 18, 2021Updated 4 years ago
- Official QEMU mirror. Please see https://www.qemu.org/contribute/ for how to submit changes to QEMU. Pull Requests are disabled. Please o…☆12,806Mar 8, 2026Updated last week
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- Build your hardware, easily!☆3,759Updated this week