plctlab / rvv-benchmarkLinks
PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
☆22Updated 4 years ago
Alternatives and similar repositories for rvv-benchmark
Users that are interested in rvv-benchmark are comparing it to the libraries listed below
Sorting:
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- RISC-V Integrated Matrix Development Repository☆15Updated 8 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- RISC-V Matrix Specification☆22Updated 6 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆101Updated 2 years ago
- ☆33Updated 2 months ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆30Updated 2 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated last week
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated 11 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 weeks ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- documentation for ventus gpgpu☆16Updated 2 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- Spike with a coherence supported cache model☆13Updated 10 months ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- Original test vector of RISC-V Vector Extension☆11Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- The 'missing header' for Chisel☆20Updated 2 months ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆20Updated 5 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ☆35Updated 10 months ago
- RiVEC Bencmark Suite☆116Updated 6 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago