plctlab / rvv-benchmarkLinks
PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
☆21Updated 5 years ago
Alternatives and similar repositories for rvv-benchmark
Users that are interested in rvv-benchmark are comparing it to the libraries listed below
Sorting:
- Learn NVDLA by SOMNIA☆42Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated this week
- RISC-V Matrix Specification☆23Updated last year
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 5 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated 2 weeks ago
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 5 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆25Updated 4 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 6 months ago
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- RiVEC Bencmark Suite☆126Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆114Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- ☆40Updated 8 months ago
- ☆48Updated 6 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- ☆33Updated 9 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆40Updated 2 weeks ago
- ☆36Updated 4 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Updated 2 years ago
- ☆89Updated last week
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆33Updated 2 months ago