PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
☆21Nov 26, 2020Updated 5 years ago
Alternatives and similar repositories for rvv-benchmark
Users that are interested in rvv-benchmark are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆160Sep 3, 2025Updated 6 months ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆44Dec 21, 2020Updated 5 years ago
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 2 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆28Apr 24, 2025Updated 11 months ago
- Yet another Linux distro for RISC-V.☆13Dec 25, 2025Updated 2 months ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Mar 26, 2024Updated last year
- RISC-V vector extension ISA simulation☆17Jun 11, 2019Updated 6 years ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- PLCT实验室维护的QEMU仓库。代码放在 plct- 前缀的分支里。☆30Sep 18, 2025Updated 6 months ago
- Bountysource browser extension.☆13Nov 17, 2016Updated 9 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 4 months ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆50Aug 24, 2024Updated last year
- ☆35Mar 8, 2023Updated 3 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- RISC-V Vectorized Bencmark Suite. based on https://github.com/RALC88/riscv-vectorized-benchmark-suite☆12Oct 28, 2022Updated 3 years ago
- Example of RISC-V Vector programming☆27Sep 4, 2025Updated 6 months ago
- Spike with a coherence supported cache model☆14Jul 9, 2024Updated last year
- RiVEC Bencmark Suite☆128Nov 27, 2024Updated last year
- ☆365Mar 16, 2026Updated last week
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated last month
- Vector processor for RISC-V vector ISA☆140Oct 19, 2020Updated 5 years ago
- An open-source UCIe implementation developed at UC Berkeley.☆20Jul 8, 2024Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- ☆16Oct 26, 2017Updated 8 years ago
- Simple benchmark to compare the performance of a various combination of asyncio event loop and zeromq implementations.☆16Dec 12, 2016Updated 9 years ago
- RISC-V Static Binary Translator☆18Mar 6, 2019Updated 7 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last week
- Working draft of the proposed RISC-V V vector extension☆1,072Mar 17, 2024Updated 2 years ago
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆37Mar 15, 2026Updated last week
- RISCV lock-step checker based on Spike☆14Mar 6, 2026Updated 2 weeks ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- ☆15Oct 2, 2023Updated 2 years ago