plctlab / rvv-benchmark
PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
☆21Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for rvv-benchmark
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆19Updated 3 months ago
- Learn NVDLA by SOMNIA☆26Updated 4 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆42Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- upstream: https://github.com/RALC88/gem5☆32Updated last year
- RISC-V Matrix Specification☆15Updated 2 months ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆37Updated 3 weeks ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated 4 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆57Updated last year
- documentation for ventus gpgpu☆15Updated 9 months ago
- ☆37Updated 5 years ago
- ☆21Updated last month
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆36Updated last year
- ☆31Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- Original test vector of RISC-V Vector Extension☆11Updated 3 years ago
- ☆42Updated 5 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- NPUsim: Full-system, Cycle-accurate, Value-aware NPU Simulator☆24Updated last week
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆85Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆109Updated 3 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆24Updated last month
- ☆21Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- GPGPU supporting RISCV-V, developed with verilog HDL☆68Updated 3 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 4 months ago