plctlab / rvv-benchmarkLinks
PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
☆22Updated 4 years ago
Alternatives and similar repositories for rvv-benchmark
Users that are interested in rvv-benchmark are comparing it to the libraries listed below
Sorting:
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- Learn NVDLA by SOMNIA☆43Updated 5 years ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- RISC-V Matrix Specification☆22Updated 10 months ago
- RISC-V Integrated Matrix Development Repository☆18Updated 2 weeks ago
- Ventus GPGPU ISA Simulator Based on Spike☆48Updated 3 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆24Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- RiVEC Bencmark Suite☆122Updated 11 months ago
- ☆37Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆41Updated 4 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- ☆80Updated last week
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated last month
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated last year
- Synthesisable SIMT-style RISC-V GPGPU☆43Updated 3 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- A Toy-Purpose TPU Simulator☆19Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆43Updated 9 months ago
- A Hardware Construct Language☆44Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- For CPU experiment☆12Updated 4 years ago