plctlab / rvv-benchmark
PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
☆21Updated 4 years ago
Alternatives and similar repositories for rvv-benchmark:
Users that are interested in rvv-benchmark are comparing it to the libraries listed below
- Learn NVDLA by SOMNIA☆32Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆22Updated this week
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆41Updated this week
- documentation for ventus gpgpu☆15Updated last year
- ☆28Updated 4 months ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- ☆32Updated 2 weeks ago
- Spike with a coherence supported cache model☆13Updated 7 months ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆28Updated this week
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆58Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 7 months ago
- ☆41Updated 6 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆37Updated last year
- ☆42Updated this week
- HLS for Networks-on-Chip☆33Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆90Updated last year
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- ☆33Updated 7 months ago
- ☆90Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- RISC-V Matrix Specification☆17Updated 2 months ago
- Extremely Simple Microbenchmarks☆31Updated 6 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 3 months ago