PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
☆21Nov 26, 2020Updated 5 years ago
Alternatives and similar repositories for rvv-benchmark
Users that are interested in rvv-benchmark are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- A hand-written recursive decent Verilog parser.☆10Updated this week
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Dec 21, 2020Updated 5 years ago
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 3 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V SIMD Superscalar Dual-Issue Processor☆30Apr 24, 2025Updated last year
- Yet another Linux distro for RISC-V.☆14Dec 25, 2025Updated 6 months ago
- MAC system with IEEE754 compatibility☆14Nov 22, 2023Updated 2 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆38Mar 26, 2024Updated 2 years ago
- RISC-V vector extension ISA simulation☆18Jun 11, 2019Updated 7 years ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 3 years ago
- a c89 compiler, need total test.☆29Jan 20, 2018Updated 8 years ago
- PLCT实验室维护的QEMU仓库。代码放在 plct- 前缀的分支里。☆30Sep 18, 2025Updated 9 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Unit tests generator for RVV 1.0☆114May 25, 2026Updated last month
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 6 months ago
- Bountysource browser extension.☆14Nov 17, 2016Updated 9 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 7 months ago
- ☆36Mar 8, 2023Updated 3 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆27Nov 26, 2025Updated 7 months ago
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- 平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本☆76Mar 15, 2021Updated 5 years ago
- RISC-V Vectorized Bencmark Suite. based on https://github.com/RALC88/riscv-vectorized-benchmark-suite☆12Oct 28, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Spike with a coherence supported cache model☆14Jul 9, 2024Updated last year
- RiVEC Bencmark Suite☆132Nov 27, 2024Updated last year
- ☆377Jun 18, 2026Updated 2 weeks ago
- Example of RISC-V Vector programming☆30Sep 4, 2025Updated 9 months ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- Simple and clear project management tool. With which it is possible to display one or more projects graphically.☆15May 30, 2026Updated last month
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 4 months ago
- Vector processor for RISC-V vector ISA☆139Oct 19, 2020Updated 5 years ago
- An open-source UCIe implementation developed at UC Berkeley.☆20Jul 8, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆16Oct 26, 2017Updated 8 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆41Jun 14, 2026Updated 2 weeks ago
- Simple benchmark to compare the performance of a various combination of asyncio event loop and zeromq implementations.☆16Dec 12, 2016Updated 9 years ago
- RISC-V Static Binary Translator☆18Mar 6, 2019Updated 7 years ago
- Working draft of the proposed RISC-V V vector extension☆1,085Mar 17, 2024Updated 2 years ago
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆37Updated this week