PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
☆21Nov 26, 2020Updated 5 years ago
Alternatives and similar repositories for rvv-benchmark
Users that are interested in rvv-benchmark are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆160Sep 3, 2025Updated 10 months ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Dec 21, 2020Updated 5 years ago
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 3 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- MAC system with IEEE754 compatibility☆14Nov 22, 2023Updated 2 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 3 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Jul 9, 2026Updated last week
- RISC-V vector extension ISA simulation☆18Jun 11, 2019Updated 7 years ago
- PLCT实验室维护的QEMU仓库。代码放在 plct- 前缀的分支里。☆30Sep 18, 2025Updated 10 months ago
- Example of RISC-V Vector programming☆31Jul 14, 2026Updated last week
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆38Mar 26, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Bountysource browser extension.☆14Nov 17, 2016Updated 9 years ago
- ☆36Mar 8, 2023Updated 3 years ago
- Spike with a coherence supported cache model☆14Jul 9, 2024Updated 2 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆51Aug 24, 2024Updated last year
- Simple and clear project management tool. With which it is possible to display one or more projects graphically.☆15May 30, 2026Updated last month
- 平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本☆76Mar 15, 2021Updated 5 years ago
- double_fpu_verilog☆21Jul 17, 2014Updated 12 years ago
- A Rocket-based RISC-V superscalar in-order core☆41Jul 12, 2026Updated last week
- RiVEC Bencmark Suite☆133Nov 27, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆378Updated this week
- Unit tests generator for RVV 1.0☆114May 25, 2026Updated last month
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 5 months ago
- Vector processor for RISC-V vector ISA☆141Oct 19, 2020Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- Working draft of the proposed RISC-V V vector extension☆1,088Mar 17, 2024Updated 2 years ago
- RISCV lock-step checker based on Spike☆15Updated this week
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆28Nov 26, 2025Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆37Jul 14, 2026Updated last week
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Simple benchmark to compare the performance of a various combination of asyncio event loop and zeromq implementations.☆16Dec 12, 2016Updated 9 years ago
- ☆10Sep 26, 2024Updated last year
- cocotb code library☆13Dec 28, 2020Updated 5 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Sep 10, 2020Updated 5 years ago
- ☆15Oct 2, 2023Updated 2 years ago