PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
☆21Nov 26, 2020Updated 5 years ago
Alternatives and similar repositories for rvv-benchmark
Users that are interested in rvv-benchmark are comparing it to the libraries listed below
Sorting:
- PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆160Sep 3, 2025Updated 6 months ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- Yet another Linux distro for RISC-V.☆13Dec 25, 2025Updated 2 months ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆28Apr 24, 2025Updated 10 months ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 4 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 3 years ago
- ☆35Mar 8, 2023Updated 2 years ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- An open-source UCIe implementation developed at UC Berkeley.☆19Jul 8, 2024Updated last year
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 2 years ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆44Dec 21, 2020Updated 5 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Feb 19, 2025Updated last year
- OpenHW Group is a global, not-for-profit organization where hardware and software designers collaborate on open-source cores, IP, tools, …☆19Feb 24, 2026Updated last week
- Verilog uart receiver and transmitter modules for De0 Nano☆18Oct 24, 2014Updated 11 years ago
- double_fpu_verilog☆20Jul 17, 2014Updated 11 years ago
- RiVEC Bencmark Suite☆127Nov 27, 2024Updated last year
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 3 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- Example of RISC-V Vector programming☆27Sep 4, 2025Updated 5 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 5 years ago
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 5 months ago
- armbian for riscv64 devices such as LicheePi 4A, MangoPi MQ Pro...☆24Nov 19, 2023Updated 2 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆26Dec 18, 2024Updated last year
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 13 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Jun 1, 2023Updated 2 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Mar 26, 2024Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- ☆38Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆145Jan 27, 2026Updated last month
- XuanTie vendor extension Instruction Set spec☆44May 30, 2025Updated 9 months ago
- ☆38Oct 21, 2025Updated 4 months ago
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆37Feb 24, 2026Updated last week