plctlab / rvv-benchmarkLinks
PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
☆22Updated 4 years ago
Alternatives and similar repositories for rvv-benchmark
Users that are interested in rvv-benchmark are comparing it to the libraries listed below
Sorting:
- Learn NVDLA by SOMNIA☆42Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated this week
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆45Updated last month
- RISC-V Matrix Specification☆22Updated 8 months ago
- ☆33Updated 4 months ago
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆20Updated last week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆27Updated last month
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 3 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated 2 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆40Updated last month
- ☆72Updated 2 weeks ago
- Spike with a coherence supported cache model☆13Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- RiVEC Bencmark Suite☆120Updated 9 months ago
- RISC-V Integrated Matrix Development Repository☆16Updated 10 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆39Updated 7 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- ☆53Updated 6 years ago