The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully implements the RISC-V specification.
☆718Jun 4, 2026Updated this week
Alternatives and similar repositories for riscv-arch-test
Users that are interested in riscv-arch-test are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆1,202Updated this week
- ☆105Apr 16, 2026Updated last month
- Random instruction generator for RISC-V processor verification☆1,309Apr 3, 2026Updated 2 months ago
- Sail RISC-V model☆715Updated this week
- RISC-V Debug Specification Standard☆517Apr 8, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆201Dec 14, 2023Updated 2 years ago
- RISC-V Formal Verification Framework☆631Apr 6, 2022Updated 4 years ago
- RISC-V Opcodes☆857May 20, 2026Updated 2 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆684May 27, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,136Jun 1, 2026Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆242Nov 20, 2024Updated last year
- RISC-V Processor Trace Specification☆217May 25, 2026Updated 2 weeks ago
- RISC-V Torture Test☆216Jul 11, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- ☆36Nov 4, 2024Updated last year
- ☆42Nov 4, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Updated this week
- ☆148Feb 29, 2024Updated 2 years ago
- ☆155Oct 6, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated last week
- RISC-V Configuration Validator☆82Apr 16, 2026Updated last month
- RISC-V Proxy Kernel☆699Oct 2, 2025Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆51Jan 9, 2026Updated 5 months ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆217Mar 20, 2024Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆226Jan 11, 2026Updated 4 months ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 4 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆296Updated this week
- RISC-V Instruction Set Manual☆4,653Updated this week
- RISC-V Verification Interface☆152Mar 27, 2026Updated 2 months ago
- RISC-V cryptography extensions standardisation work.☆414Mar 7, 2026Updated 3 months ago
- ☆91Aug 26, 2025Updated 9 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- RISC-V Assembly Programmer's Manual☆1,635May 25, 2026Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,170Mar 11, 2026Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,811Feb 19, 2026Updated 3 months ago
- GNU toolchain for RISC-V, including GCC☆4,520Updated this week
- 32-bit Superscalar RISC-V CPU☆1,256Sep 18, 2021Updated 4 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆609May 26, 2026Updated 2 weeks ago
- RISC-V Architecture Profiles☆187Apr 22, 2026Updated last month