The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully implements the RISC-V specification.
☆707May 19, 2026Updated this week
Alternatives and similar repositories for riscv-arch-test
Users that are interested in riscv-arch-test are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆1,184May 1, 2026Updated 2 weeks ago
- ☆104Apr 16, 2026Updated last month
- Random instruction generator for RISC-V processor verification☆1,298Apr 3, 2026Updated last month
- Sail RISC-V model☆701May 11, 2026Updated last week
- Working Draft of the RISC-V Debug Specification Standard☆513Apr 8, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆200Dec 14, 2023Updated 2 years ago
- RISC-V Formal Verification Framework☆631Apr 6, 2022Updated 4 years ago
- RISC-V Opcodes☆853May 7, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆683Apr 16, 2026Updated last month
- Spike, a RISC-V ISA Simulator☆3,105Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆241Nov 20, 2024Updated last year
- RISC-V Processor Trace Specification☆217May 12, 2026Updated last week
- RISC-V Torture Test☆216Jul 11, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,939May 13, 2026Updated last week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Instruction Set Generator initially contributed by Futurewei☆309Oct 17, 2023Updated 2 years ago
- ☆36Nov 4, 2024Updated last year
- ☆42Nov 4, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,875May 7, 2026Updated last week
- ☆148Feb 29, 2024Updated 2 years ago
- ☆155Oct 6, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,231Apr 17, 2026Updated last month
- RISC-V Configuration Validator☆82Apr 16, 2026Updated last month
- RISC-V Proxy Kernel☆692Oct 2, 2025Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆51Jan 9, 2026Updated 4 months ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 4 months ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 4 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆294Updated this week
- RISC-V Instruction Set Manual☆4,618Updated this week
- RISC-V Verification Interface☆152Mar 27, 2026Updated last month
- RISC-V cryptography extensions standardisation work.☆413Mar 7, 2026Updated 2 months ago
- ☆91Aug 26, 2025Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Assembly Programmer's Manual☆1,629Apr 29, 2026Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,161Mar 11, 2026Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,795Feb 19, 2026Updated 3 months ago
- 32-bit Superscalar RISC-V CPU☆1,247Sep 18, 2021Updated 4 years ago
- GNU toolchain for RISC-V, including GCC☆4,489May 6, 2026Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆603May 7, 2026Updated last week
- RISC-V Architecture Profiles☆186Apr 22, 2026Updated 3 weeks ago