The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully implements the RISC-V specification.
☆804Oct 29, 2026Updated this week
Alternatives and similar repositories for riscv-arch-test
Users that are interested in riscv-arch-test are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆1,258Oct 19, 2026Updated last week
- ☆105Apr 16, 2026Updated 6 months ago
- Sail RISC-V model☆788Updated this week
- Random instruction generator for RISC-V processor verification☆1,373Updated this week
- ☆204Dec 14, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Spike, a RISC-V ISA Simulator☆3,268Updated this week
- RISC-V Debug Specification Standard☆530Aug 26, 2026Updated 2 months ago
- RISC-V Opcodes☆887Oct 14, 2026Updated 2 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆733Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,177Updated this week
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- RISC-V Torture Test☆226Jul 11, 2024Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆302Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- RISC-V Processor Trace Specification☆225Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,141Updated this week
- Instruction Set Generator initially contributed by Futurewei☆322Oct 17, 2023Updated 3 years ago
- RISC-V Verification Interface☆168Sep 25, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- ☆159Oct 6, 2023Updated 3 years ago
- RISC-V Proxy Kernel☆712Oct 2, 2025Updated last year
- 32-bit Superscalar RISC-V CPU☆1,325Sep 18, 2021Updated 5 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆232Jan 11, 2026Updated 9 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆35Nov 4, 2024Updated last year
- RISC-V Instruction Set Manual☆4,868Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,273Oct 8, 2026Updated 3 weeks ago
- RISC-V Assembly Programmer's Manual☆1,655Oct 19, 2026Updated last week
- GNU toolchain for RISC-V, including GCC☆4,656Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆221Mar 20, 2024Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month
- RISC-V cryptography extensions standardisation work.☆411Mar 7, 2026Updated 7 months ago
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- PLIC Specification☆158Jul 20, 2026Updated 3 months ago
- ☆144Feb 29, 2024Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,909Aug 25, 2026Updated 2 months ago
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 6 months ago
- RISC-V CPU Core (RV32IM)☆1,810Sep 18, 2021Updated 5 years ago
- ☆90Aug 26, 2025Updated last year
- VeeR EH1 core☆972Jul 16, 2026Updated 3 months ago