The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully implements the RISC-V specification.
☆767Aug 8, 2026Updated this week
Alternatives and similar repositories for riscv-arch-test
Users that are interested in riscv-arch-test are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆1,229Updated this week
- ☆105Apr 16, 2026Updated 3 months ago
- Random instruction generator for RISC-V processor verification☆1,337Apr 3, 2026Updated 4 months ago
- Sail RISC-V model☆747Updated this week
- RISC-V Debug Specification Standard☆523Jul 21, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆203Dec 14, 2023Updated 2 years ago
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- RISC-V Opcodes☆872Jul 30, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆709Jul 17, 2026Updated 3 weeks ago
- Spike, a RISC-V ISA Simulator☆3,189Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- RISC-V Torture Test☆220Jul 11, 2024Updated 2 years ago
- RISC-V Processor Trace Specification☆220Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,060Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Instruction Set Generator initially contributed by Futurewei☆311Oct 17, 2023Updated 2 years ago
- ☆36Nov 4, 2024Updated last year
- ☆43Nov 4, 2024Updated last year
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,004Jul 28, 2026Updated last week
- ☆148Feb 29, 2024Updated 2 years ago
- ☆158Oct 6, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- RISC-V Verification Interface☆157Jun 11, 2026Updated last month
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V Proxy Kernel☆705Oct 2, 2025Updated 10 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆229Jan 11, 2026Updated 6 months ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 6 months ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆219Mar 20, 2024Updated 2 years ago
- ☆54Jan 9, 2026Updated 7 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆299Updated this week
- RISC-V Instruction Set Manual☆4,748Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,213Jul 22, 2026Updated 2 weeks ago
- RISC-V cryptography extensions standardisation work.☆410Mar 7, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆91Aug 26, 2025Updated 11 months ago
- RISC-V Assembly Programmer's Manual☆1,639Updated this week
- SERV - The SErial RISC-V CPU☆1,852Jul 10, 2026Updated 3 weeks ago
- GNU toolchain for RISC-V, including GCC☆4,585Jul 15, 2026Updated 3 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,286Sep 18, 2021Updated 4 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆630Jul 24, 2026Updated 2 weeks ago
- RISC-V architecture concurrency model litmus tests☆109May 20, 2026Updated 2 months ago