☆1,128Jan 22, 2026Updated last month
Alternatives and similar repositories for riscv-tests
Users that are interested in riscv-tests are comparing it to the libraries listed below
Sorting:
- ☆649Updated this week
- Spike, a RISC-V ISA Simulator☆3,024Updated this week
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- RISC-V Opcodes☆841Feb 21, 2026Updated last week
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 5 months ago
- GNU toolchain for RISC-V, including GCC☆4,381Feb 13, 2026Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated 3 weeks ago
- RISC-V Torture Test☆213Jul 11, 2024Updated last year
- RISC-V Formal Verification Framework☆625Apr 6, 2022Updated 3 years ago
- ☆196Dec 14, 2023Updated 2 years ago
- Working Draft of the RISC-V Debug Specification Standard☆504Feb 5, 2026Updated 3 weeks ago
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- ☆51Jan 9, 2026Updated last month
- Sail RISC-V model☆671Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Updated this week
- Rocket Chip Generator☆3,696Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,176Dec 22, 2022Updated 3 years ago
- RISC-V Instruction Set Manual☆4,514Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 2 weeks ago
- RISC-V Open Source Supervisor Binary Interface☆1,387Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- ☆103Aug 29, 2025Updated 6 months ago
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- RISC-V Assembly Programmer's Manual☆1,612Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆661Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- Fork of OpenOCD that has RISC-V support☆510Oct 9, 2025Updated 4 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- A template project for beginning new Chisel work☆692Updated this week
- RISC-V CPU Core (RV32IM)☆1,646Sep 18, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated last week
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- Working draft of the proposed RISC-V V vector extension☆1,072Mar 17, 2024Updated last year
- RISC-V Formal Verification Framework☆178Jan 19, 2026Updated last month