☆1,145Jan 22, 2026Updated 2 months ago
Alternatives and similar repositories for riscv-tests
Users that are interested in riscv-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆660Updated this week
- Spike, a RISC-V ISA Simulator☆3,045Updated this week
- Random instruction generator for RISC-V processor verification☆1,265Mar 5, 2026Updated 2 weeks ago
- GNU toolchain for RISC-V, including GCC☆4,409Mar 13, 2026Updated last week
- RISC-V Torture Test☆214Jul 11, 2024Updated last year
- RISC-V Proxy Kernel☆689Oct 2, 2025Updated 5 months ago
- RISC-V Opcodes☆842Mar 14, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,111Mar 11, 2026Updated last week
- RISC-V Formal Verification Framework☆625Apr 6, 2022Updated 3 years ago
- ☆197Dec 14, 2023Updated 2 years ago
- Sail RISC-V model☆679Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- Working Draft of the RISC-V Debug Specification Standard☆507Mar 14, 2026Updated last week
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- RISC-V Tools (ISA Simulator and Tests)☆1,182Dec 22, 2022Updated 3 years ago
- RISC-V Instruction Set Manual☆4,542Updated this week
- ☆51Jan 9, 2026Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- ☆103Aug 29, 2025Updated 6 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- RISC-V Assembly Programmer's Manual☆1,620Updated this week
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,024Jun 27, 2024Updated last year
- RISC-V Open Source Supervisor Binary Interface☆1,414Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆663Mar 8, 2026Updated 2 weeks ago
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- RISC-V CPU Core (RV32IM)☆1,668Sep 18, 2021Updated 4 years ago
- A template project for beginning new Chisel work☆695Feb 24, 2026Updated 3 weeks ago
- Fork of OpenOCD that has RISC-V support☆511Oct 9, 2025Updated 5 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,157Feb 21, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 3 months ago
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- RISC-V Formal Verification Framework☆185Mar 3, 2026Updated 2 weeks ago