Alternatives and similar repositories for riscv-asm-manual

Users that are interested in riscv-asm-manual are comparing it to the libraries listed below

• riscv / riscv-isa-manual

  View on GitHub
  RISC-V Instruction Set Manual
  ☆4,496Updated this week
• riscv-non-isa / riscv-elf-psabi-doc

  View on GitHub
  A RISC-V ELF psABI Document
  ☆831Feb 6, 2026Updated last week
• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,020Updated this week
• riscv-collab / riscv-gnu-toolchain

  View on GitHub
  GNU toolchain for RISC-V, including GCC
  ☆4,364Updated this week
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆836Updated this week
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆688Oct 2, 2025Updated 4 months ago
• riscv-software-src / opensbi

  View on GitHub
  RISC-V Open Source Supervisor Binary Interface
  ☆1,377Updated this week
• riscv-non-isa / riscv-sbi-doc

  View on GitHub
  Documentation for the RISC-V Supervisor Binary Interface
  ☆454Feb 6, 2026Updated last week
• riscv-non-isa / riscv-arch-test

  View on GitHub
  ☆650Updated this week
• riscv-software-src / riscv-tests

  View on GitHub
  ☆1,119Jan 22, 2026Updated 3 weeks ago
• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated this week
• jameslzhu / riscv-card

  View on GitHub
  An unofficial assembly reference for RISC-V.
  ☆522Nov 12, 2024Updated last year
• riscvarchive / riscv-v-spec

  View on GitHub
  Working draft of the proposed RISC-V V vector extension
  ☆1,069Mar 17, 2024Updated last year
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Feb 5, 2026Updated last week
• riscv-non-isa / riscv-c-api-doc

  View on GitHub
  Documentation of the RISC-V C API
  ☆80Feb 10, 2026Updated last week
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆286Feb 9, 2026Updated last week
• TheThirdOne / rars

  View on GitHub
  RARS -- RISC-V Assembler and Runtime Simulator
  ☆1,497Jul 19, 2024Updated last year
• riscv-software-src / riscv-tools

  View on GitHub
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,175Dec 22, 2022Updated 3 years ago
• larkmjc / rv8

  View on GitHub
  RISC-V simulator for x86-64
  ☆721Feb 5, 2022Updated 4 years ago
• riscv-boom / riscv-boom

  View on GitHub
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,074Feb 5, 2026Updated last week
• rustsbi / rustsbi

  View on GitHub
  RISC-V Supervisor Binary Interface (RISC-V SBI) library in Rust; runs on M or HS mode; good support for embedded Rust ecosystem. For bina…
  ☆1,246Feb 10, 2026Updated last week
• SpinalHDL / VexRiscv

  View on GitHub
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆3,014Feb 11, 2026Updated last week
• chipsalliance / rocket-chip

  View on GitHub
  Rocket Chip Generator
  ☆3,677Jan 9, 2026Updated last month
• mit-pdos / xv6-riscv

  View on GitHub
  Xv6 for RISC-V
  ☆9,217Dec 17, 2025Updated 2 months ago
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆667Updated this week
• riscvarchive / riscv-gcc

  View on GitHub
  ☆373May 22, 2023Updated 2 years ago
• lowRISC / ibex

  View on GitHub
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,764Updated this week
• riscv / riscv-plic-spec

  View on GitHub
  PLIC Specification
  ☆150Feb 6, 2026Updated last week
• openhwgroup / cva6

  View on GitHub
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,809Updated this week
• YosysHQ / picorv32

  View on GitHub
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,945Jun 27, 2024Updated last year
• mortbopet / Ripes

  View on GitHub
  A graphical processor simulator and assembly editor for the RISC-V ISA
  ☆3,216Feb 8, 2026Updated last week
• darklife / darkriscv

  View on GitHub
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,489Jan 7, 2026Updated last month
• SymbioticEDA / riscv-formal

  View on GitHub
  RISC-V Formal Verification Framework
  ☆624Apr 6, 2022Updated 3 years ago
• riscv-non-isa / rvv-intrinsic-doc

  View on GitHub
  ☆363Updated this week
• chipsalliance / riscv-dv

  View on GitHub
  Random instruction generator for RISC-V processor verification
  ☆1,253Oct 1, 2025Updated 4 months ago
• olofk / serv

  View on GitHub
  SERV - The SErial RISC-V CPU
  ☆1,751Updated this week
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆173Updated this week
• syntacore / scr1

  View on GitHub
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆963Nov 15, 2024Updated last year
• ucb-bar / riscv-sodor

  View on GitHub
  educational microarchitectures for risc-v isa
  ☆737Sep 1, 2025Updated 5 months ago