riscv / riscv-bfloat16Links
☆37Updated last year
Alternatives and similar repositories for riscv-bfloat16
Users that are interested in riscv-bfloat16 are comparing it to the libraries listed below
Sorting:
- RiVEC Bencmark Suite☆123Updated 10 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- RISC-V Matrix Specification☆22Updated 10 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆112Updated last month
- Open-source high-performance non-blocking cache☆89Updated 2 weeks ago
- RISC-V Packed SIMD Extension☆151Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 3 months ago
- ☆90Updated last month
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆130Updated last week
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated 2 weeks ago
- Vector Acceleration IP core for RISC-V*☆183Updated 4 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 7 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated last week
- Unit tests generator for RVV 1.0☆92Updated last week
- Simple runtime for Pulp platforms☆49Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last week
- The OpenPiton Platform☆28Updated 2 years ago
- The multi-core cluster of a PULP system.☆108Updated this week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆106Updated 4 months ago
- ☆80Updated last year
- ☆76Updated last week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆97Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 3 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆39Updated 3 months ago
- ☆56Updated 2 weeks ago