☆38Mar 6, 2026Updated 2 months ago
Alternatives and similar repositories for riscv-bfloat16
Users that are interested in riscv-bfloat16 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- RISC-V Packed SIMD Extension☆167Updated this week
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95Apr 28, 2026Updated last week
- ☆12Feb 15, 2024Updated 2 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- ☆100Apr 18, 2026Updated 2 weeks ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Updated this week
- 《关于浮点运算：作为程序员都应该了解什么？》☆27Apr 17, 2018Updated 8 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆39Mar 7, 2026Updated last month
- RISC-V Architecture Profiles☆185Apr 22, 2026Updated 2 weeks ago
- Documentation of the RISC-V C API☆86Updated this week
- RISC-V Matrix Specification☆26Dec 2, 2024Updated last year
- ☆371Apr 25, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆293Updated this week
- 我从动漫中学习到的知识和人生感悟☆16Mar 6, 2025Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆181Apr 1, 2026Updated last month
- ☆10Oct 15, 2021Updated 4 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- ☆18Jul 26, 2024Updated last year
- ☆14May 19, 2023Updated 2 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆152Jul 7, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated 2 years ago
- RISC-V Nexus Trace TG documentation and reference code☆59Apr 8, 2026Updated 3 weeks ago
- ☆15Feb 26, 2024Updated 2 years ago
- RV32I Implementation on TangNano9K☆12Dec 24, 2022Updated 3 years ago
- Working Draft of the RISC-V J Extension Specification☆194Mar 6, 2026Updated 2 months ago
- ☆148Feb 29, 2024Updated 2 years ago
- SMT-LIB benchmarks for shape computations from deep learning models in PyTorch☆18Dec 21, 2022Updated 3 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆16Apr 6, 2026Updated last month
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- Working draft of the proposed RISC-V V vector extension☆1,077Mar 17, 2024Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆31Jan 29, 2026Updated 3 months ago
- ☆91Aug 26, 2025Updated 8 months ago
- ☆12Apr 16, 2022Updated 4 years ago
- PyTorch implementation for "HyperSPNs: Compact and Expressive Probabilistic Circuits", NeurIPS 2021☆13Oct 26, 2021Updated 4 years ago