riscv / riscv-bfloat16
☆33Updated 8 months ago
Alternatives and similar repositories for riscv-bfloat16:
Users that are interested in riscv-bfloat16 are comparing it to the libraries listed below
- Chisel RISC-V Vector 1.0 Implementation☆84Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- RiVEC Bencmark Suite☆113Updated 3 months ago
- Unit tests generator for RVV 1.0☆78Updated this week
- ☆85Updated 2 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 7 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆150Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆94Updated last year
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆55Updated last month
- The multi-core cluster of a PULP system.☆80Updated this week
- RISC-V Matrix Specification☆19Updated 3 months ago
- ☆61Updated 4 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆87Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆105Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆99Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆34Updated 3 years ago
- Vector Acceleration IP core for RISC-V*☆170Updated this week
- Open-source high-performance non-blocking cache☆78Updated 3 weeks ago
- RISC-V IOMMU Specification☆107Updated last week
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆53Updated 7 months ago
- ☆47Updated this week
- Tests for example Rocket Custom Coprocessors☆70Updated 5 years ago
- ☆82Updated last month
- A matrix extension proposal for AI applications under RISC-V architecture☆128Updated last month
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆14Updated 11 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 9 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆135Updated last week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆88Updated 11 months ago
- Open source high performance IEEE-754 floating unit☆67Updated last year