riscv / riscv-bfloat16Links
☆37Updated last year
Alternatives and similar repositories for riscv-bfloat16
Users that are interested in riscv-bfloat16 are comparing it to the libraries listed below
Sorting:
- RiVEC Bencmark Suite☆123Updated 10 months ago
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 3 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- RISC-V Matrix Specification☆22Updated 10 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- ☆89Updated last month
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- Unit tests generator for RVV 1.0☆92Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 3 months ago
- RISC-V Packed SIMD Extension☆152Updated 2 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆133Updated 3 weeks ago
- ☆80Updated last week
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- Spike with a coherence supported cache model☆14Updated last year
- Open-source high-performance non-blocking cache☆90Updated last month
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆41Updated 4 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated last month
- ☆101Updated last year
- ☆59Updated last week
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated 2 weeks ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆42Updated 3 months ago