☆38Mar 6, 2026Updated last month
Alternatives and similar repositories for riscv-bfloat16
Users that are interested in riscv-bfloat16 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- RISC-V Packed SIMD Extension☆165Apr 1, 2026Updated 2 weeks ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- ☆99Mar 26, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Apr 2, 2026Updated last week
- 《关于浮点运算：作为程序员都应该了解什么？》☆27Apr 17, 2018Updated 7 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆39Mar 7, 2026Updated last month
- RISC-V Architecture Profiles☆181Mar 27, 2026Updated 2 weeks ago
- RISC-V Matrix Specification☆25Dec 2, 2024Updated last year
- ☆370Updated this week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆290Apr 7, 2026Updated last week
- 我从动漫中学习到的知识和人生感悟☆16Mar 6, 2025Updated last year
- ☆10Oct 15, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- ☆18Jul 26, 2024Updated last year
- ☆14May 19, 2023Updated 2 years ago
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆151Jul 7, 2022Updated 3 years ago
- RISC-V Nexus Trace TG documentation and reference code☆59Updated this week
- Working Draft of the RISC-V J Extension Specification☆194Mar 6, 2026Updated last month
- Metrics for spiking neural networks based on torchmetrics☆13Mar 27, 2023Updated 3 years ago
- SMT-LIB benchmarks for shape computations from deep learning models in PyTorch☆18Dec 21, 2022Updated 3 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆16Apr 6, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- Working draft of the proposed RISC-V V vector extension☆1,076Mar 17, 2024Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆31Jan 29, 2026Updated 2 months ago
- ☆89Aug 26, 2025Updated 7 months ago
- ☆12Apr 16, 2022Updated 3 years ago
- OpenGL ES 1.0/1.1 3D graphics software emulator☆22Jul 14, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- ☆26Jul 19, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 5 months ago
- Mirror of git://qemu.org/capstone.git☆10Mar 2, 2026Updated last month
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆50Aug 24, 2024Updated last year
- An optimized neural network operator library for chips base on Xuantie CPU.☆100Feb 10, 2026Updated 2 months ago
- This is the fork of CVA6 intended for PULP development.☆22Updated this week
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 7 months ago
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated 2 months ago