RISC-V Packed SIMD Extension
☆171May 13, 2026Updated 2 weeks ago
Alternatives and similar repositories for riscv-p-spec
Users that are interested in riscv-p-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆38Mar 6, 2026Updated 2 months ago
- Working draft of the proposed RISC-V V vector extension☆1,080Mar 17, 2024Updated 2 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated 2 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- ☆374Apr 25, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆91Aug 26, 2025Updated 9 months ago
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆152Jul 7, 2022Updated 3 years ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- RISC-V Configuration Validator☆82Apr 16, 2026Updated last month
- ☆42Nov 4, 2024Updated last year
- Working Draft of the RISC-V J Extension Specification☆195Mar 6, 2026Updated 2 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆295May 22, 2026Updated last week
- ☆12Feb 15, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Architecture Profiles☆187Apr 22, 2026Updated last month
- Sail RISC-V model☆708Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆226Jan 11, 2026Updated 4 months ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆711Updated this week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Apr 29, 2026Updated last month
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95Updated this week
- ☆12Dec 23, 2025Updated 5 months ago
- ☆51Jan 9, 2026Updated 4 months ago
- Working Draft of the RISC-V Debug Specification Standard☆514Apr 8, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A matrix extension proposal for AI applications under RISC-V architecture☆182Apr 1, 2026Updated last month
- RISC-V Opcodes☆853May 20, 2026Updated last week
- ☆373May 22, 2023Updated 3 years ago
- ☆1,189May 1, 2026Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- RISC-V cryptography extensions standardisation work.☆413Mar 7, 2026Updated 2 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆523May 6, 2026Updated 3 weeks ago
- A template for building new projects/platforms using the BOOM core.☆25Jan 14, 2019Updated 7 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆311Apr 1, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Spike, a RISC-V ISA Simulator☆3,115May 20, 2026Updated last week
- Documentation of the RISC-V C API☆86May 21, 2026Updated last week
- XuanTie vendor extension Instruction Set spec☆45May 30, 2025Updated 11 months ago
- ☆18Jul 20, 2022Updated 3 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆59Apr 8, 2026Updated last month
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago