riscv / riscv-p-specLinks
RISC-V Packed SIMD Extension
☆150Updated last year
Alternatives and similar repositories for riscv-p-spec
Users that are interested in riscv-p-spec are comparing it to the libraries listed below
Sorting:
- ☆149Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆106Updated 2 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 8 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆159Updated 5 years ago
- RISC-V Torture Test☆195Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆241Updated 9 months ago
- RISC-V Processor Trace Specification☆191Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆214Updated last year
- Vector Acceleration IP core for RISC-V*☆181Updated 2 months ago
- ☆89Updated 3 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- RiVEC Bencmark Suite☆118Updated 8 months ago
- Open source high performance IEEE-754 floating unit☆83Updated last year
- Open-source high-performance non-blocking cache☆87Updated 2 months ago
- Unit tests generator for RVV 1.0☆89Updated 3 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆290Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆173Updated last week
- ☆293Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆272Updated last week
- ☆85Updated last month
- A matrix extension proposal for AI applications under RISC-V architecture☆150Updated 5 months ago
- RISC-V IOMMU Specification☆125Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆171Updated 3 weeks ago
- ☆334Updated 10 months ago
- ☆182Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆147Updated 9 months ago