RISC-V Packed SIMD Extension
☆173Jun 11, 2026Updated last week
Alternatives and similar repositories for riscv-p-spec
Users that are interested in riscv-p-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆39Mar 6, 2026Updated 3 months ago
- Working draft of the proposed RISC-V V vector extension☆1,083Mar 17, 2024Updated 2 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆217Mar 20, 2024Updated 2 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- ☆376Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆91Aug 26, 2025Updated 9 months ago
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆152Jul 7, 2022Updated 3 years ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 2 months ago
- ☆42Nov 4, 2024Updated last year
- Working Draft of the RISC-V J Extension Specification☆195Mar 6, 2026Updated 3 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆297Jun 5, 2026Updated last week
- ☆12Feb 15, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V Architecture Profiles☆189Apr 22, 2026Updated last month
- Sail RISC-V model☆719Jun 11, 2026Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆226Jan 11, 2026Updated 5 months ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆726Updated this week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Jun 4, 2026Updated 2 weeks ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95May 25, 2026Updated 3 weeks ago
- ☆12Jun 9, 2026Updated last week
- ☆52Jan 9, 2026Updated 5 months ago
- RISC-V Debug Specification Standard☆517Apr 8, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A matrix extension proposal for AI applications under RISC-V architecture☆183Apr 1, 2026Updated 2 months ago
- RISC-V Opcodes☆857May 20, 2026Updated 3 weeks ago
- ☆373May 22, 2023Updated 3 years ago
- ☆1,203Jun 3, 2026Updated 2 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- RISC-V cryptography extensions standardisation work.☆414Mar 7, 2026Updated 3 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆524Jun 8, 2026Updated last week
- A template for building new projects/platforms using the BOOM core.☆24Jan 14, 2019Updated 7 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆311Apr 1, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Spike, a RISC-V ISA Simulator☆3,141Jun 9, 2026Updated last week
- Documentation of the RISC-V C API☆86Jun 4, 2026Updated 2 weeks ago
- XuanTie vendor extension Instruction Set spec☆45May 30, 2025Updated last year
- ☆18Jul 20, 2022Updated 3 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆59Apr 8, 2026Updated 2 months ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago