RISC-V Packed SIMD Extension
☆159Mar 6, 2026Updated this week
Alternatives and similar repositories for riscv-p-spec
Users that are interested in riscv-p-spec are comparing it to the libraries listed below
Sorting:
- ☆38Jul 9, 2024Updated last year
- Working draft of the proposed RISC-V V vector extension☆1,072Mar 17, 2024Updated last year
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated last year
- ☆89Aug 26, 2025Updated 6 months ago
- ☆148Feb 29, 2024Updated 2 years ago
- ☆364Feb 24, 2026Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- Working Draft of the RISC-V J Extension Specification☆194Updated this week
- RISC-V Configuration Validator☆82Mar 28, 2025Updated 11 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆287Feb 27, 2026Updated last week
- ☆51Jan 9, 2026Updated 2 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆225Jan 11, 2026Updated last month
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Feb 27, 2026Updated last week
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆96Feb 27, 2026Updated last week
- ☆652Updated this week
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆151Jul 7, 2022Updated 3 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- ☆41Nov 4, 2024Updated last year
- Working Draft of the RISC-V Debug Specification Standard☆505Mar 1, 2026Updated last week
- RISC-V Opcodes☆842Updated this week
- Documentation of the RISC-V C API☆81Updated this week
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated 11 months ago
- Sail RISC-V model☆672Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆297Feb 4, 2026Updated last month
- A matrix extension proposal for AI applications under RISC-V architecture☆164Feb 11, 2025Updated last year
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 5 months ago
- ☆1,133Jan 22, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 5 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Feb 27, 2026Updated last week
- rv8 benchmark suite☆23Jul 30, 2020Updated 5 years ago
- ☆39Sep 15, 2021Updated 4 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆571Oct 21, 2025Updated 4 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆376Oct 19, 2023Updated 2 years ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆58Updated this week
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated 11 months ago
- ☆258Dec 22, 2022Updated 3 years ago
- PLIC Specification☆151Feb 6, 2026Updated last month
- RISC-V Architecture Profiles☆177Updated this week