riscv / riscv-p-specLinks
RISC-V Packed SIMD Extension
☆152Updated 2 years ago
Alternatives and similar repositories for riscv-p-spec
Users that are interested in riscv-p-spec are comparing it to the libraries listed below
Sorting:
- ☆147Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- Chisel RISC-V Vector 1.0 Implementation☆115Updated 3 weeks ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- Unit tests generator for RVV 1.0☆92Updated last month
- RISC-V Torture Test☆200Updated last year
- ☆89Updated 2 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆159Updated 3 years ago
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆272Updated last month
- RiVEC Bencmark Suite☆122Updated 11 months ago
- RISC-V IOMMU Specification☆137Updated this week
- RISC-V Processor Trace Specification☆195Updated 3 weeks ago
- Open-source high-performance non-blocking cache☆90Updated last month
- ☆189Updated last year
- ☆87Updated 4 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆133Updated last month
- ☆96Updated 2 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆156Updated last year
- Working draft of the proposed RISC-V Bitmanipulation extension☆214Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- RISC-V Architecture Profiles☆165Updated last month
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆188Updated last week
- ☆37Updated last year
- ☆350Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- PLIC Specification☆149Updated 2 months ago