riscv / riscv-p-spec
RISC-V Packed SIMD Extension
☆143Updated last year
Alternatives and similar repositories for riscv-p-spec:
Users that are interested in riscv-p-spec are comparing it to the libraries listed below
- ☆150Updated last year
- RISC-V Processor Trace Specification☆182Updated this week
- ☆86Updated 2 years ago
- RiVEC Bencmark Suite☆114Updated 4 months ago
- RISC-V IOMMU Specification☆112Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆225Updated 5 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆151Updated 2 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆210Updated last year
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆149Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆173Updated 9 months ago
- RISC-V Torture Test☆190Updated 9 months ago
- ☆34Updated 9 months ago
- ☆171Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆144Updated 5 months ago
- PLIC Specification☆140Updated 2 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆250Updated last month
- Unit tests generator for RVV 1.0☆82Updated 3 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆275Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆65Updated 9 months ago
- RISC-V architecture concurrency model litmus tests☆75Updated last year
- Wrapper for Rocket-Chip on FPGAs☆132Updated 2 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆267Updated last week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆163Updated last week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆110Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆229Updated 5 months ago
- Chisel RISC-V Vector 1.0 Implementation☆93Updated last week
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆138Updated 2 months ago
- ☆89Updated last month
- Open-source high-performance non-blocking cache☆79Updated 2 weeks ago