RISC-V Packed SIMD Extension
☆183Oct 4, 2026Updated last week
Alternatives and similar repositories for riscv-p-spec
Users that are interested in riscv-p-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆40Mar 6, 2026Updated 7 months ago
- Working draft of the proposed RISC-V V vector extension☆1,088Mar 17, 2024Updated 2 years ago
- GCC for Xuantie RISC-V CPU, the GNU Compiler Collection.☆22Sep 16, 2026Updated last month
- Working draft of the proposed RISC-V Bitmanipulation extension☆221Mar 20, 2024Updated 2 years ago
- ☆144Feb 29, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆381Sep 30, 2026Updated 2 weeks ago
- ☆90Aug 26, 2025Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆152Jul 7, 2022Updated 4 years ago
- The ISA specification for the ZiCondOps extension.☆18Mar 21, 2024Updated 2 years ago
- ☆43Nov 4, 2024Updated last year
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 6 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆302Oct 5, 2026Updated last week
- Working Draft of the RISC-V J Extension Specification☆198Mar 6, 2026Updated 7 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆12Feb 15, 2024Updated 2 years ago
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 2 months ago
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 3 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆232Jan 11, 2026Updated 9 months ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆800Updated this week
- Sail RISC-V model☆782Updated this week
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆97Oct 5, 2026Updated last week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Oct 5, 2026Updated last week
- RISC-V Debug Specification Standard☆530Aug 26, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V Opcodes☆885Updated this week
- ☆54Jan 9, 2026Updated 9 months ago
- ☆367May 22, 2023Updated 3 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆187Apr 1, 2026Updated 6 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆552Updated this week
- ☆1,255Updated this week
- ☆13Jun 9, 2026Updated 4 months ago
- Documentation of the RISC-V C API☆89Oct 5, 2026Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆331Sep 15, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V cryptography extensions standardisation work.☆410Mar 7, 2026Updated 7 months ago
- A template for building new projects/platforms using the BOOM core.☆24Jan 14, 2019Updated 7 years ago
- Spike, a RISC-V ISA Simulator☆3,255Updated this week
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆59Updated this week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆122Sep 24, 2025Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- ☆106Jul 20, 2026Updated 2 months ago