RISC-V Packed SIMD Extension
☆176Jul 22, 2026Updated this week
Alternatives and similar repositories for riscv-p-spec
Users that are interested in riscv-p-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆40Mar 6, 2026Updated 4 months ago
- Working draft of the proposed RISC-V V vector extension☆1,088Mar 17, 2024Updated 2 years ago
- GCC for Xuantie RISC-V CPU, the GNU Compiler Collection.☆21Apr 12, 2025Updated last year
- Working draft of the proposed RISC-V Bitmanipulation extension☆219Mar 20, 2024Updated 2 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆378Jul 21, 2026Updated last week
- ☆91Aug 26, 2025Updated 11 months ago
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆152Jul 7, 2022Updated 4 years ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- ☆43Nov 4, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 3 months ago
- Working Draft of the RISC-V J Extension Specification☆195Mar 6, 2026Updated 4 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆299Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆12Feb 15, 2024Updated 2 years ago
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated last week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆757Updated this week
- Sail RISC-V model☆741Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆228Jan 11, 2026Updated 6 months ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Jul 20, 2026Updated last week
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95Jul 20, 2026Updated last week
- ☆54Jan 9, 2026Updated 6 months ago
- RISC-V Debug Specification Standard☆521Jul 21, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆373May 22, 2023Updated 3 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆186Apr 1, 2026Updated 3 months ago
- RISC-V Opcodes☆873Jul 20, 2026Updated last week
- ☆13Jun 9, 2026Updated last month
- pulp_soc is the core building component of PULP based SoCs☆84Jul 17, 2026Updated last week
- ☆1,229Updated this week
- RISC-V cryptography extensions standardisation work.☆414Mar 7, 2026Updated 4 months ago
- A template for building new projects/platforms using the BOOM core.☆24Jan 14, 2019Updated 7 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆318Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆532Jun 8, 2026Updated last month
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆60Jul 21, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,180Updated this week
- Documentation of the RISC-V C API☆88Jul 20, 2026Updated last week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆120Sep 24, 2025Updated 10 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- ☆18Jul 20, 2022Updated 4 years ago