riscvarchive / riscv-platform-specs
RISC-V Profiles and Platform Specification
☆112Updated last year
Related projects ⓘ
Alternatives and complementary repositories for riscv-platform-specs
- Bare Metal Compatibility Library for the Freedom Platform☆154Updated 10 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆245Updated last month
- ☆80Updated this week
- RISC-V Processor Trace Specification☆162Updated last week
- PLIC Specification☆133Updated last year
- Tools for SiFive's Freedom Platform☆217Updated 3 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆144Updated last month
- RISC-V Architecture Profiles☆116Updated last week
- ☆150Updated 8 months ago
- Documentation of the RISC-V C API☆74Updated this week
- ☆81Updated 2 years ago
- OpenXuantie - OpenC906 Core☆322Updated 4 months ago
- RISC-V IOMMU Specification☆93Updated last month
- RISC-V port of newlib☆95Updated 2 years ago
- The main Embench repository☆258Updated 2 months ago
- Working Draft of the RISC-V Debug Specification Standard☆457Updated last month
- ☆160Updated 10 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆195Updated this week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆144Updated 2 years ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆89Updated 3 months ago
- Nuclei RISC-V Software Development Kit☆125Updated this week
- Freedom U Software Development Kit (FUSDK)☆276Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆224Updated 2 months ago
- busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.☆95Updated 4 months ago
- OpenXuantie - OpenE906 Core☆134Updated 4 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆215Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆212Updated this week
- Simple machine mode program to probe RISC-V control and status registers☆116Updated last year
- Fork of OpenOCD that has RISC-V support☆452Updated last week