riscvarchive / riscv-platform-specsView external linksLinks
RISC-V Profiles and Platform Specification
☆116Sep 6, 2023Updated 2 years ago
Alternatives and similar repositories for riscv-platform-specs
Users that are interested in riscv-platform-specs are comparing it to the libraries listed below
Sorting:
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- PLIC Specification☆150Feb 6, 2026Updated last week
- RISC-V Architecture Profiles☆173Updated this week
- ☆148Feb 29, 2024Updated last year
- ☆89Aug 26, 2025Updated 5 months ago
- ☆51Jan 9, 2026Updated last month
- RISC-V Specific Device Tree Documentation☆42Jul 9, 2024Updated last year
- A bare-metal application to test specific features of the risc-v hypervisor extension☆44Nov 24, 2025Updated 2 months ago
- Working Draft of the RISC-V Debug Specification Standard☆504Feb 5, 2026Updated last week
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Jun 7, 2021Updated 4 years ago
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago
- ☆13Jul 26, 2021Updated 4 years ago
- NOVA userland☆49Jan 6, 2014Updated 12 years ago
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆87Jan 24, 2024Updated 2 years ago
- ☆39Sep 15, 2021Updated 4 years ago
- Documentation for the RISC-V Supervisor Binary Interface☆454Feb 6, 2026Updated last week
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 4 months ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- RISC-V architecture concurrency model litmus tests☆100Jan 21, 2026Updated 3 weeks ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆15Mar 25, 2025Updated 10 months ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆65Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated last year
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Feb 2, 2026Updated last week
- RISC-V Open Source Supervisor Binary Interface☆1,370Jan 8, 2026Updated last month
- ☆27Sep 30, 2025Updated 4 months ago
- StarFive OpenEmbedded Layer☆16Mar 13, 2025Updated 11 months ago
- 各类内核的设计思路☆19May 19, 2021Updated 4 years ago
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆65Dec 18, 2025Updated last month
- A RISC-V ELF psABI Document☆830Feb 6, 2026Updated last week
- RISC-V Instruction Set Manual☆4,488Feb 8, 2026Updated last week
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 8 months ago
- RISC-V Frontend Server☆64Mar 31, 2019Updated 6 years ago
- Fork of OpenOCD that has RISC-V support☆508Oct 9, 2025Updated 4 months ago
- RISC-V IOMMU Specification☆146Feb 8, 2026Updated last week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Updated this week
- ☆650Updated this week