Alternatives and similar repositories for riscv-platform-specs

Users that are interested in riscv-platform-specs are comparing it to the libraries listed below

• riscvarchive / configuration-structure

  View on GitHub
  RISC-V Configuration Structure
  ☆41Oct 30, 2024Updated last year
• riscv / riscv-plic-spec

  View on GitHub
  PLIC Specification
  ☆150Feb 6, 2026Updated last week
• riscv / riscv-profiles

  View on GitHub
  RISC-V Architecture Profiles
  ☆173Updated this week
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated last year
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆89Aug 26, 2025Updated 5 months ago
• riscv / riscv-test-env

  View on GitHub
  ☆51Jan 9, 2026Updated last month
• riscv-non-isa / riscv-device-tree-doc

  View on GitHub
  RISC-V Specific Device Tree Documentation
  ☆42Jul 9, 2024Updated last year
• josecm / riscv-hyp-tests

  View on GitHub
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆44Nov 24, 2025Updated 2 months ago
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Feb 5, 2026Updated last week
• riscvarchive / riscv-eabi-spec

  View on GitHub
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Jun 7, 2021Updated 4 years ago
• embench / embench-rt

  View on GitHub
  Benchmark suite for real-time behavior, including interrupt latency and context switching times
  ☆15Oct 20, 2021Updated 4 years ago
• chyyuu / zCore-Design

  View on GitHub
  ☆13Jul 26, 2021Updated 4 years ago
• TUD-OS / NUL

  View on GitHub
  NOVA userland
  ☆49Jan 6, 2014Updated 12 years ago
• hex-five / multizone-sdk

  View on GitHub
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆87Jan 24, 2024Updated 2 years ago
• riscv / virtual-memory

  View on GitHub
  ☆39Sep 15, 2021Updated 4 years ago
• riscv-non-isa / riscv-sbi-doc

  View on GitHub
  Documentation for the RISC-V Supervisor Binary Interface
  ☆454Feb 6, 2026Updated last week
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆687Oct 2, 2025Updated 4 months ago
• CTSRD-CHERI / RVBS

  View on GitHub
  RISC-V BSV Specification
  ☆23Jan 18, 2020Updated 6 years ago
• litmus-tests / litmus-tests-riscv

  View on GitHub
  RISC-V architecture concurrency model litmus tests
  ☆100Jan 21, 2026Updated 3 weeks ago
• bluespec / RISCV_gdbstub

  View on GitHub
  A gdbstub for connecting GDB to a RISC-V Debug Module
  ☆30Oct 7, 2024Updated last year
• janweinstock / or1kmvp

  View on GitHub
  An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM
  ☆15Mar 25, 2025Updated 10 months ago
• riscv / riscv-smmtt

  View on GitHub
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆65Updated this week
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Mar 20, 2024Updated last year
• tum-ei-eda / seal5

  View on GitHub
  Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization
  ☆25Feb 2, 2026Updated last week
• riscv-software-src / opensbi

  View on GitHub
  RISC-V Open Source Supervisor Binary Interface
  ☆1,370Jan 8, 2026Updated last month
• starfive-tech / Tools

  View on GitHub
  ☆27Sep 30, 2025Updated 4 months ago
• starfive-tech / meta-starfive

  View on GitHub
  StarFive OpenEmbedded Layer
  ☆16Mar 13, 2025Updated 11 months ago
• HUST-OS / design-pattern-notes

  View on GitHub
  各类内核的设计思路
  ☆19May 19, 2021Updated 4 years ago
• riscv-non-isa / riscv-ap-tee

  View on GitHub
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆65Dec 18, 2025Updated last month
• riscv-non-isa / riscv-elf-psabi-doc

  View on GitHub
  A RISC-V ELF psABI Document
  ☆830Feb 6, 2026Updated last week
• riscv / riscv-isa-manual

  View on GitHub
  RISC-V Instruction Set Manual
  ☆4,488Feb 8, 2026Updated last week
• embecosm / riscv-gdbserver

  View on GitHub
  GDB Server for interacting with RISC-V models, boards and FPGAs
  ☆20Sep 16, 2019Updated 6 years ago
• cnrv / riscv-notes

  View on GitHub
  A collection of notes related to RISC-V before they are processed and digested
  ☆18Dec 19, 2017Updated 8 years ago
• chipsalliance / omnixtend

  View on GitHub
  OmniXtend cache coherence protocol
  ☆82Jun 10, 2025Updated 8 months ago
• riscvarchive / riscv-fesvr

  View on GitHub
  RISC-V Frontend Server
  ☆64Mar 31, 2019Updated 6 years ago
• riscv-collab / riscv-openocd

  View on GitHub
  Fork of OpenOCD that has RISC-V support
  ☆508Oct 9, 2025Updated 4 months ago
• riscv-non-isa / riscv-iommu

  View on GitHub
  RISC-V IOMMU Specification
  ☆146Feb 8, 2026Updated last week
• riscv-non-isa / riscv-toolchain-conventions

  View on GitHub
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated this week
• riscv-non-isa / riscv-arch-test

  View on GitHub
  ☆650Updated this week